

M. Morris Mano • Michael D. Ciletti



DIGITAL DESIGN

*With An Introduction to
the Verilog HDL, VHDL,
and SystemVerilog*

 Pearson

Sixth Edition

M. Morris Mano • Michael D. Ciletti



DIGITAL DESIGN

Sixth Edition

*With An Introduction to
the Verilog HDL, VHDL,
and SystemVerilog*

 Pearson

Digital Design

With an Introduction to the Verilog HDL, VHDL, and SystemVerilog

Digital Design

With an Introduction to the Verilog HDL, VHDL, and SystemVerilog

Sixth Edition

M. Morris Mano

Emeritus Professor of Computer Engineering

California State University, Los Angeles

Michael D. Ciletti

Emeritus Professor of Electrical and Computer Engineering University of
Colorado at Colorado Springs



330 Hudson Street, NY NY 10013

Senior Vice President Courseware Portfolio Management: *Marcia J. Horton*

Director, Portfolio Management: *Engineering, Computer Science & Global Editions: Julian Partridge*

Higher Ed Portfolio Management: *Tracy Johnson (Dunkelberger)*

Portfolio Management Assistant: *Kristy Alaura*

Managing Content Producer: *Scott Disanno*

Content Producer: *Robert Engelhardt*

Web Developer: *Steve Wright*

Rights and Permissions Manager: *Ben Ferrini*

Manufacturing Buyer, Higher Ed, Lake Side Communications Inc (LSC):
Maura Zaldivar-Garcia

Inventory Manager: *Ann Lam*

Marketing Manager: *Demetrius Hall*

Product Marketing Manager: *Yvonne Vannatta*

Marketing Assistant: *Jon Bryant*

Cover Designer: *Marta Samsel*

Cover Photo: *The Mittens at Sunset – Monument Valley, Navaho Tribal Lands, Arizona, March 2015. Photograph courtesy of M. D. Ciletti and mdc Images LLC. Used with permission.*

Full-Service Project Management: *Vimala Vinayakam, SPi Global*

Credits and acknowledgments borrowed from other sources and reproduced, with permission, in this textbook appear on appropriate page within text.

© 2018, 2013, 2007, 2002 by Pearson Education, Inc., Hoboken, New Jersey 07030. All rights reserved. Manufactured in the United States of America. This publication is protected by Copyright, and permission should be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. To obtain permission(s) to use material from this work, please submit a written request to Pearson Education, Inc., Permissions Department, Pearson Education, Inc., Hoboken, New Jersey 07030.

Many of the designations by manufacturers and seller to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed in initial caps or all caps.

Library of Congress Cataloging-in-Publication Data

Names: Mano, M. Morris, 1927- author. | Ciletti, Michael D., author.
Title: Digital design : with an introduction to the verilog HDL, VHDL, and system Verilog / M. Morris Mano, Emeritus Professor of Computer Engineering, California State University, Los Angeles, Michael D. Ciletti,
Emeritus Professor of Electrical and Computer Engineering, University of
Colorado at Colorado Springs.
Description: Sixth edition. | Upper Saddle River, New Jersey : Pearson Education, Inc., [2017] | Includes index.
Identifiers: LCCN 2017004488 | ISBN 9780134549897 (print : alk. paper)
Subjects: LCSH: Electronic digital computers—Circuits. | Logic circuits. | Logic design. | Digital integrated circuits.
Classification: LCC TK7888.3 .M343 2017 | DDC 621.39/5—dc23 LC record available at <https://lcn.loc.gov/2017004488>

1 17



ISBN 10: 0-13-454989-9

ISBN 13: 978-0-13-454989-7

Contents

1. [Preface ix](#)
1. [1 Digital Systems and Binary Numbers 1](#)
 1. [1.1 Digital Systems 1](#)
 2. [1.2 Binary Numbers 4](#)
 3. [1.3 Number-Base Conversions 6](#)
 4. [1.4 Octal and Hexadecimal Numbers 9](#)
 5. [1.5 Complements of Numbers 11](#)
 6. [1.6 Signed Binary Numbers 17](#)
 7. [1.7 Binary Codes 22](#)
 8. [1.8 Binary Storage and Registers 31](#)
 9. [1.9 Binary Logic 34](#)
2. [2 Boolean Algebra and Logic Gates 41](#)
 1. [2.1 Introduction 42](#)
 2. [2.2 Basic Definitions 42](#)
 3. [2.3 Axiomatic Definition of Boolean Algebra 43](#)
 4. [2.4 Basic Theorems and Properties of Boolean Algebra 47](#)
 5. [2.5 Boolean Functions 50](#)
 6. [2.6 Canonical and Standard Forms 56](#)
 7. [2.7 Other Logic Operations 65](#)

8. [2.8 Digital Logic Gates 67](#)
9. [2.9 Integrated Circuits 73](#)
3. [3 Gate-Level Minimization 82](#)
 1. [3.1 Introduction 83](#)
 2. [3.2 The Map Method 83](#)
 3. [3.3 Four-Variable K-Map 90](#)
 4. [3.4 Product-of-Sums Simplification 95](#)
 5. [3.5 Don't-Care Conditions 99](#)
 6. [3.6 NAND and NOR Implementation 102](#)
 7. [3.7 Other Two-Level Implementations 110](#)
 8. [3.8 Exclusive-OR Function 115](#)
 9. [3.9 Hardware Description Languages \(HDLs\) 121](#)
 10. [3.10 Truth Tables in HDLS 138](#)
4. [4 Combinational Logic 147](#)
 1. [4.1 Introduction 148](#)
 2. [4.2 Combinational Circuits 148](#)
 3. [4.3 Analysis of Combinational Circuits 149](#)
 4. [4.4 Design Procedure 153](#)
 5. [4.5 Binary Adder–Subtractor 156](#)
 6. [4.6 Decimal Adder 168](#)
 7. [4.7 Binary Multiplier 170](#)
 8. [4.8 Magnitude Comparator 172](#)

9. [4.9 Decoders 175](#)
10. [4.10 Encoders 179](#)
11. [4.11 Multiplexers 182](#)
12. [4.12 HDL Models of Combinational Circuits 189](#)
13. [4.13 Behavioral Modeling 215](#)
14. [4.14 Writing a Simple Testbench 223](#)
15. [4.15 Logic Simulation 229](#)
5. [5 Synchronous Sequential Logic 245](#)
 1. [5.1 Introduction 246](#)
 2. [5.2 Sequential Circuits 246](#)
 3. [5.3 Storage Elements: Latches 248](#)
 4. [5.4 Storage Elements: Flip-Flops 253](#)
 5. [5.5 Analysis of Clocked Sequential Circuits 261](#)
 6. [5.6 Synthesizable HDL Models of Sequential Circuits 275](#)
 7. [5.7 State Reduction and Assignment 300](#)
 8. [5.8 Design Procedure 305](#)
6. [6 Registers and Counters 326](#)
 1. [6.1 Registers 326](#)
 2. [6.2 Shift Registers 330](#)
 3. [6.3 Ripple Counters 338](#)
 4. [6.4 Synchronous Counters 343](#)
 5. [6.5 Other Counters 351](#)

- 6. [6.6 HDL Models of Registers and Counters 356](#)
- 7. [7 Memory and Programmable Logic 377](#)
 - 1. [7.1 Introduction 378](#)
 - 2. [7.2 Random-Access Memory 379](#)
 - 3. [7.3 Memory Decoding 386](#)
 - 4. [7.4 Error Detection and Correction 391](#)
 - 5. [7.5 Read-Only Memory 394](#)
 - 6. [7.6 Programmable Logic Array 400](#)
 - 7. [7.7 Programmable Array Logic 404](#)
 - 8. [7.8 Sequential Programmable Devices 408](#)
- 8. [8 Design at the Register Transfer Level 429](#)
 - 1. [8.1 Introduction 430](#)
 - 2. [8.2 Register Transfer Level \(RTL\) Notation 430](#)
 - 3. [8.3 RTL Descriptions 432](#)
 - 4. [8.4 Algorithmic State Machines \(ASMs\) 450](#)
 - 5. [8.5 Design Example \(ASMD CHART\) 459](#)
 - 6. [8.6 HDL Description of Design Example 469](#)
 - 7. [8.7 Sequential Binary Multiplier 487](#)
 - 8. [8.8 Control Logic 492](#)
 - 9. [8.9 HDL Description of Binary Multiplier 498](#)
 - 10. [8.10 Design with Multiplexers 513](#)
 - 11. [8.11 Race-Free Design \(Software Race Conditions\) 529](#)

12. [8.12 Latch-Free Design \(Why Waste Silicon?\) 532](#)
13. [8.13 SystemVerilog—An Introduction 533](#)
9. [9 Laboratory Experiments with Standard ICs and FPGAs 555](#)
 1. [9.1 Introduction to Experiments 555](#)
 2. [9.2 Experiment 1: Binary and Decimal Numbers 560](#)
 3. [9.3 Experiment 2: Digital Logic Gates 563](#)
 4. [9.4 Experiment 3: Simplification of Boolean Functions 565](#)
 5. [9.5 Experiment 4: Combinational Circuits 567](#)
 6. [9.6 Experiment 5: Code Converters 568](#)
 7. [9.7 Experiment 6: Design with Multiplexers 570](#)
 8. [9.8 Experiment 7: Adders and Subtractors 572](#)
 9. [9.9 Experiment 8: Flip-Flops 575](#)
 10. [9.10 Experiment 9: Sequential Circuits 577](#)
 11. [9.11 Experiment 10: Counters 579](#)
 12. [9.12 Experiment 11: Shift Registers 580](#)
 13. [9.13 Experiment 12: Serial Addition 584](#)
 14. [9.14 Experiment 13: Memory Unit 585](#)
 15. [9.15 Experiment 14: Lamp Handball 587](#)
 16. [9.16 Experiment 15: Clock-Pulse Generator 591](#)
 17. [9.17 Experiment 16: Parallel Adder and Accumulator 593](#)
 18. [9.18 Experiment 17: Binary Multiplier 595](#)
 19. [9.19 HDL Simulation Experiments and Rapid Prototyping with](#)

[FPGAs 599](#)

10. [10 Standard Graphic Symbols 605](#)
 1. [10.1 Rectangular-Shape Symbols 605](#)
 2. [10.2 Qualifying Symbols 608](#)
 3. [10.3 Dependency Notation 610](#)
 4. [10.4 Symbols for Combinational Elements 612](#)
 5. [10.5 Symbols for Flip-Flops 614](#)
 6. [10.6 Symbols for Registers 616](#)
 7. [10.7 Symbols for Counters 619](#)
 8. [10.8 Symbol for RAM 621](#)
1. [Appendix 624](#)
2. [Answers to Selected Problems 638](#)
3. [Index 683](#)

Preface

The speed, density, and complexity of today's digital devices are made possible by advances in physical processing technology and digital design methodology. Aside from semiconductor technology, the design of leading-edge devices depends critically on hardware description languages (HDLs) and synthesis tools. Three public-domain languages, *Verilog*, *VHDL*, and *SystemVerilog*, all play a role in design flows for today's digital devices. HDLs, together with fundamental knowledge of digital logic circuits, provide an entry point to the world of digital design for students majoring in computer science, computer engineering, and electrical engineering.

In the not-too-distant past, it would be unthinkable for an electrical engineering student to graduate without having used an oscilloscope. Today, the needs of industry demand that undergraduate students become familiar with the use of at least one hardware description language. Their use of an HDL as a student will better prepare them to be productive members of a design team after they graduate.

Given the presence of three HDLs in the design arena, we have expanded our presentation of HDLs in *Digital Design* to treat *Verilog* and *VHDL*, and to provide an introduction to *SystemVerilog*. Our intent is not to require students to learn three, or even two, languages, but to *provide the instructor with a choice between Verilog and VHDL while teaching a systematic methodology for design, regardless of the language, and an optional introduction to SystemVerilog*. Certainly, *Verilog* and *VHDL* are widely used and taught, dominate the design space, and have common underlying concepts supporting combinational and sequential logic design, and both are essential to the synthesis of high-density integrated circuits. **Our text offers *parallel* tracks of presentation of both languages, but allows concentration on a single language.** The level of treatment of *Verilog* and *VHDL* is essentially equal, without emphasizing one language over the other. **A language-neutral presentation of digital design is a - common thread through the treatment of both languages.** A large set of problems, which are stated in language-neutral terms, at the end of each chapter can be worked with either *Verilog* or *VHDL*.

The emphasis in our presentation is on digital design, with HDLs in a supporting role. Consequently, we present only those details of *Verilog*, *VHDL*, and *SystemVerilog* that are needed to support our treatment of an introduction to digital design. Moreover, although we present examples using each language, we identify and segregate the treatment of topics and examples so that *the instructor can choose a path of presentation for a single language*—either *Verilog* or *VHDL*. Naturally, a path that emphasizes *Verilog* can conclude with *SystemVerilog*, but it can be skipped without compromising the objectives. The introduction to *SystemVerilog* is selective—we present only topics and examples that are extensions of *Verilog*, and well within the scope of an introductory treatment. To be clear, we are *not* advocating simultaneous presentation of the languages. The instructor can choose either *Verilog/SystemVerilog* or *VHDL* as the core language supporting an introductory course in digital design. **Regardless of the language, our focus is on digital design.**

The language-based examples throughout the book are not just about the details of an HDL. We emphasize and demonstrate the modeling and verification of digital circuits having specified behavior. **Neither Verilog or VHDL are covered in their entirety.** *Some details of the languages will be left to the reader's continuing education and use of web resources.* Regardless of language, our examples introduce a design methodology based on the concept of computer-aided modeling of digital systems by means of a mainstream, IEEE-standardized, hardware description language.

This revision of *Digital Design* begins each chapter with a statement of its objectives. Problems at the end of each chapter are combined with in-chapter examples, and with in-chapter Practice Exercises. Together, these encounters with the subject matter bring the student closer to achieving the stated objectives and becoming skilled in digital design. Answers are given to selected problems at the end of each chapter. A Solution Manual gives detailed solutions to all of the problems at the end of the chapters. The level of detail of the solutions is such that an instructor can use individual problems to support classroom instruction.

MULTIMODAL LEARNING

Like the previous editions, this edition of *Digital Design* supports a

multimodal approach to learning. The so-called VARK^{1, 2} characterization of learning modalities identifies four major modes by which we learn: (V) visual, (A) aural (hearing), (R) reading, and (K) kinesthetic. The relatively high level of illustrations and graphical content of our text addresses the visual (V) component of VARK; discussions and numerous examples address the reading (R) component. Students who exploit the availability of free Verilog, VHDL and SystemVerilog simulators and synthesis tools to work assignments are led through a kinesthetic learning experience, including the delight of designing a digital circuit that actually works. The remaining element of VARK, the aural/auditory (A) experience depends on the instructor and the attentiveness of the student (Put away the smart phone!). We have provided an abundance of materials and examples to support classroom lectures. Thus, a course using *Digital Design*, can provide a rich, balanced, learning experience and address all the modes identified by VARK.

¹ Kolb, David A. (2015) [1984]. *Experiential learning: Experience as the source of learning and development* (2nd ed.). Upper Saddle River, NJ: Pearson Education. ISBN 9780133892406. OCLC 909815841.

² Fleming, Neil D. (2014). “The VARK modalities”. vark-learn.com.

For skeptics who might still question the need to present and use HDLs in a first course in digital design, we note that industry does not rely on schematic-based design methods. Schematic entry creates a representation of functionality that is implicit in the constructs and layout of the schematic. Unfortunately, it is difficult for anyone in a reasonable amount of time to determine the functionality represented by the schematic of a logic circuit without having been instrumental in its construction, or without having additional documentation expressing the design intent. Consequently, industry today relies almost exclusively on HDLs to describe the functionality of a design and to serve as a basis for documenting, simulating, testing, and synthesizing the hardware implementation of the design in a standard cell-based ASIC or an FPGA. The utility of a schematic depends on the detailed documentation of a carefully constructed hierarchy of design units. In the past, designers relied on their years of experience to create a schematic of a circuit to implement functionality. Today’s designers using HDLs, can express functionality directly and explicitly, without years of accumulated experience, and use synthesis tools to generate the schematic as a byproduct, automatically.

Industry adopted HDL-based design flows because schematic entry dooms us to inefficiency, if not failure, in understanding and designing large, complex, ICs.

Introduction of HDLs in a first course in digital design is not intended to replace fundamental understanding of the building blocks of such circuits, or to eliminate a discussion of manual methods of design. It is still essential for students to understand *how hardware works*. Thus, this edition of Digital Design retains a thorough treatment of combinational and sequential logic design and a foundation in Boolean algebra. Manual design practices are presented, and their results are compared with those obtained using HDLs. What we are presenting, however, is an emphasis on how hardware is designed today, to better prepare a student for a career in today's industry, where HDL-based design practices are dominant.

FLEXIBILITY

We include both manual and HDL-based design examples. Our end-of-chapter problems cross-reference problems that access a manual design task with a companion problem that uses an HDL to accomplish the assigned task. We also link the manual and HDL-based approaches by presenting annotated results of simulations in the text, in answers to selected problems at the end of the text, and extensively in the solution manual.

NEW TO THIS EDITION

This edition of *Digital Design* uses the latest features of IEEE Standard 1364, but only insofar as they support our pedagogical objectives. The revisions and updates to the text include:

- Elimination of specialized circuit-level content not typically covered in a first course in logic circuits and digital design (e.g., RTL, DTL, and emitter-coupled logic circuits)
- Addition of “Web Search Topics” at the end of each chapter to point students to additional subject matter available on the web

- Revision of approximately one-third of the problems at the end of the chapters
- A solution manual for the entire text, including all new problems
- Streamlining of the discussion of Karnaugh maps
- Integration of treatment of basic CMOS technology with treatment of logic gates
- Inclusion of an appendix introducing semiconductor technology
- Treatment of digital design with VHDL and SystemVerilog

DESIGN METHODOLOGY

A highlight of our presentation is a systematic methodology for designing a state machine to control the data path of a digital system. The framework in which this material is presented treats the realistic situation in which status signals from the datapath are used by the controller, i.e., the system has feedback. Thus, our treatment provides a foundation for designing complex and interactive digital systems. Although it is presented with an emphasis on HDL-based design, the methodology is also applicable to manual-based approaches to design and is language-neutral.

JUST ENOUGH HDL

We present only those elements of Verilog, VHDL, and SystemVerilog that are matched to the level and scope of this text. Also, correct syntax does not guarantee that a model meets a functional specification or that it can be synthesized into physical hardware. So, we introduce students to a disciplined use of industry-based practices for writing models to ensure that a behavioral description can be synthesized into physical hardware, and that the behavior of the synthesized circuit will match that of the behavioral description. Failure to follow this discipline can lead to software race conditions in the HDL models of such machines, race conditions in the test bench used to verify them, and a mismatch between the results of simulating a behavioral model and its synthesized physical

counterpart. Similarly, failure to abide by industry practices may lead to designs that simulate correctly, but which have hardware latches that are introduced into the design accidentally as a consequence of the modeling style used by the designer. The industry-based methodology we present leads to race-free and latch-free designs. It is important that students learn and follow industry practices in using HDL models, independent of whether a student's curriculum has access to synthesis tools.

VERIFICATION

In industry, significant effort is expended to verify that the functionality of a circuit is correct. Yet not much attention is given to verification in introductory texts on digital design, where the focus is on design itself, and testing is perhaps viewed as a secondary undertaking. Our experience is that this view can lead to premature “high-fives” and declarations that “the circuit works beautifully.” Likewise, industry gains repeated returns on its investment in an HDL model by ensuring that it is readable, portable, and reusable. We demonstrate naming practices and the use of parameters to facilitate reusability and portability. We also provide test benches for all of the solutions and exercises to (1) verify the functionality of the circuit; (2) underscore the importance of thorough testing; and (3) introduce students to important concepts, such as self-checking test benches. Advocating and illustrating the development of a *test plan* to guide the development of a test bench, we introduce test plans, albeit simply, in the text and expand them in the solutions manual and in the answers to selected problems at the end of the text.

HDL CONTENT

We have ensured that all examples in the text and all answers in the solution manual conform to accepted industry practices for modeling digital hardware. As in the previous edition, HDL material is inserted in separate sections so that it can be covered or skipped as desired, does not diminish treatment of manual-based design, and does not dictate the sequence of presentation. The treatment is at a level suitable for beginning students who are learning digital circuits and an HDL at the same time. The text prepares students to work on significant independent design

projects and to succeed in a later course in computer architecture and advanced digital design.

Instructor Resources

Instructors can obtain the following classroom-ready resources from the publisher:

- Source code and test benches for all Verilog HDL examples in the text
- All figures and tables in the text
- Source code for all HDL models in the solutions manual
- A downloadable solutions manual with graphics suitable for classroom presentation

HDL Simulators

Two free simulators can be downloaded from www.Syncad.com. The first simulator is *VeriLogger Pro*, a traditional Verilog simulator that can be used to simulate the HDL examples in the book and to verify the solutions of HDL problems. This simulator accepts the syntax of the IEEE-1995 standard and will be useful to those who have legacy models. As an interactive simulator, *VeriLogger Extreme* accepts the syntax of IEEE-2001 as well as IEEE-1995, allowing the designer to simulate and analyze design ideas before a complete simulation model or schematic is available. This technology is particularly useful for students because they can quickly enter Boolean and *D* flip-flop or latch input equations to check equivalency or to experiment with flip-flops and latch designs. Free design tools that support design entry, simulation and synthesis (of FPGAs) are available from www.altera.com and from www.xilinx.com.

Chapter Summary

The following is a brief summary of the topics that are covered in each chapter.

Chapter 1 presents the various binary systems suitable for representing information in digital systems. The binary number system is explained and binary codes are illustrated. Examples are given for addition and subtraction of signed binary numbers and decimal numbers in binary-coded decimal (BCD) format.

Chapter 2 introduces the basic postulates of Boolean algebra and shows the correlation between Boolean expressions and their corresponding logic diagrams. All possible logic operations for two variables are investigated, and the most useful logic gates used in the design of digital systems are identified. This chapter also introduces basic CMOS logic gates.

Chapter 3 covers the map method for simplifying Boolean expressions. The map method is also used to simplify digital circuits constructed with AND–OR, NAND, or NOR gates. All other possible two-level gate circuits are considered, and their method of implementation is explained. Verilog and VHDL are introduced together with simple examples of gate-level models.

Chapter 4 outlines the formal procedures for the analysis and design of combinational circuits. Some basic components used in the design of digital systems, such as adders and code converters, are introduced as design examples. Frequently used digital logic functions such as parallel adders and subtractors, decoders, encoders, and multiplexers are explained, and their use in the design of combinational circuits is illustrated. HDL examples are given in gate-level, dataflow, and behavioral models to show the alternative ways available for describing combinational circuits in Verilog and VHDL. The procedure for writing a simple test bench to provide stimulus to an HDL design is presented.

Chapter 5 outlines the formal procedures for analyzing and designing clocked (synchronous) sequential circuits. The gate structure of several types of flip-flops is presented together with a discussion on the difference

between level and edge triggering. Specific examples are used to show the derivation of the state table and state diagram when analyzing a sequential circuit. A number of design examples are presented with emphasis on sequential circuits that use D-type flip-flops. Behavioral modeling in Verilog and VHDL for sequential circuits is explained. HDL examples are given to illustrate Mealy and Moore models of sequential circuits.

Chapter 6 deals with various sequential circuit components such as registers, shift registers, and counters. These digital components are the basic building blocks from which more complex digital systems are constructed. HDL descriptions of shift registers and counters are presented.

Chapter 7 introduces random access memory (RAM) and programmable logic devices. Memory decoding and error correction schemes are discussed. Combinational and sequential programmable devices such as ROMs, PLAs, PALs, CPLDs, and FPGAs are presented.

Chapter 8 deals with the register transfer level (RTL) representation of digital systems. The algorithmic state machine (ASM) chart is introduced. A number of examples demonstrate the use of the ASM chart, ASMD chart, RTL representation, and HDL description in the design of digital systems. The design of a finite state machine to control a datapath is presented in detail, including the realistic situation in which status signals from the datapath are used by the state machine that controls it. This chapter provides the student with a systematic approach to more advanced design projects.

Chapter 9 presents experiments that can be performed in the laboratory with hardware that is readily available commercially. The operation of the ICs used in the experiments is explained by referring to diagrams of similar components introduced in previous chapters. Each experiment is presented informally and the student is expected to design the circuit and formulate a procedure for checking its operation in the laboratory. The lab experiments can be used in a stand-alone manner too and can be accomplished by a traditional approach, with a breadboard and TTL circuits, or with an HDL/synthesis approach using FPGAs. Today, software for synthesizing an HDL model and implementing a circuit with an FPGA is available at no cost from vendors of FPGAs, allowing students to conduct a significant amount of work in their personal environment before using prototyping boards and other resources in a lab. Circuit

boards for rapid prototyping circuits with FPGAs are available at a nominal cost, and typically include push buttons, switches, seven-segment displays, LCDs, keypads, and other I/O devices. With these resources, students can work prescribed lab exercises or their own projects and get results immediately.

[Chapter 10](#) presents the standard graphic symbols for logic functions recommended by an ANSI/IEEE standard. These graphic symbols have been developed for small-scale integration (SSI) and medium-scale integration (MSI) components so that the user can recognize each function from the unique graphic symbol assigned. The chapter shows the standard graphic symbols of the ICs used in the laboratory experiments.

Acknowledgments

We are grateful to the reviewers of *Digital Design*, 6e. Their expertise, careful reviews, and suggestions helped shape this edition.

- Vijay Madisetti, Georgia Tech
- Dmitri Donetski, SUNY Stony Brook
- David Potter, Northeastern
- Xiaolong Wu, California State-Long Beach
- Avinash Kodi, Ohio University
- Lee Belfore, Old Dominion University

We also wish to express our gratitude to the editorial and publication team at Pearson Education for supporting this edition of our text. We are grateful, too, for the ongoing support and encouragement of our wives, Sandra and Jerilynn.

M. Morris Mano

Emeritus Professor of Computer Engineering

California State University, Los Angeles

Michael D. Ciletti

Emeritus Professor of Electrical and Computer Engineering

University of Colorado at Colorado Springs

Chapter 1 Digital Systems and Binary Numbers

CHAPTER OBJECTIVES

1. Understand binary number system.
2. Know how to convert between binary, octal, decimal, and hexadecimal numbers.
3. Know how to take the complement and reduced radix complement of a number.
4. Know how to form the code of a number.
5. Know how to form the parity bit of a word.

1.1 DIGITAL SYSTEMS

Digital systems have such a prominent role in everyday life that we refer to the present technological period as the *digital age*. Digital systems are used in communication, business transactions, traffic control, spacecraft guidance, medical treatment, weather monitoring, the Internet, and many other commercial, industrial, and scientific enterprises. We have digital telephones, digital televisions, digital versatile discs (DVDs), digital cameras, personal, handheld, touch-screen devices, and, of course, digital computers. We enjoy music downloaded to our portable media player (e.g., iPod Touch[®]) and other handheld devices having high-resolution displays and touch-screen graphical user interfaces (GUIs). GUIs enable them to execute commands that appear to the user to be simple, but which, in fact, involve precise execution of a sequence of complex internal instructions. Most, if not all, of these devices have a special-purpose digital computer, or processor, embedded within them. The most striking property of the digital computer is its generality. It can follow a sequence of instructions, called a program, which operates on given data. The user can specify and change the program or the data according to the specific need. Because of this flexibility, general-purpose digital computers can perform a variety of information-processing tasks that range over a wide spectrum of applications and provide unprecedented access to massive repositories of information and media.

One characteristic of digital systems is their ability to represent and manipulate discrete elements of information. Any set that is restricted to a finite number of elements contains discrete information. Examples of discrete sets are the 10 decimal digits, the 26 letters of the alphabet, the 52 playing cards, and the 64 squares of a chessboard. Early digital computers were used for numeric computations. In this case, the discrete elements were the digits. From this application, the term *digital* computer emerged.

Discrete elements of information are represented in a digital system by physical quantities called *signals*. Electrical signals such as voltages and currents are the most common. Electronic devices called transistors predominate in the circuitry that implement, represent, and manipulate these signals. The signals in most present-day electronic digital systems use just two discrete values and are therefore said to be *binary*. A binary

digit, called a *bit*, has two numerical values: 0 and 1. Discrete elements of information are represented with groups of bits called *binary codes*. For example, the decimal digits 0 through 9 are represented in a digital system with a code of four bits (e.g., the number 7 is represented by 0111). How a pattern of bits is interpreted as a number depends on the code system in which it resides. To make this distinction, we could write $(0111)_2$ to indicate that the pattern 0111 is to be interpreted in a binary system, and $(0111)_{10}$ to indicate that the reference system is decimal. Then $0111_2 = 7_{10}$, which is not the same as 0111_{10} , or one hundred eleven. The subscript indicating the base for interpreting a pattern of bits will be used only when clarification is needed. Through various techniques, groups of bits can be made to represent discrete symbols, not necessarily numbers, which are then used to develop the system in a digital format. Thus, a digital system is a system that manipulates discrete elements of information represented internally in binary form. In today's technology, binary systems are most practical because, as we will see, they can be implemented with electronic components.

Discrete quantities of information either emerge from the nature of the data being processed or may be quantized from a continuous process. On the one hand, a payroll schedule is an inherently discrete process that contains employee names, social security numbers, weekly salaries, income taxes, and so on. An employee's paycheck is processed by means of discrete data values such as letters of the alphabet (names), digits (salary), and special symbols (such as \$). On the other hand, a research scientist may observe a continuous process, e.g., temperature, but record only specific quantities in tabular form. The scientist is thus quantizing continuous data, making each number in the table a discrete quantity. In many cases, the quantization of a process can be performed automatically by an analog-to-digital converter, a device that forms a digital (discrete) representation of an analog (continuous) quantity. Digital cameras rely on this technology to quantify the measurements of exposure captured from an image.

The general-purpose digital computer is the best-known example of a digital system. The major parts of a computer are a memory unit, a central processing unit, and input–output units. The memory unit stores programs as well as input, output, and intermediate data. The central processing unit performs arithmetic and other data-processing operations as specified by the program. The program and data prepared by a user are transferred into

memory by means of an input device such as a keyboard or a touch-screen video display. An output device, such as a printer, receives the results of the computations, and the printed results are presented to the user. A digital computer can accommodate many input and output devices. One very useful device is a communication unit that provides interaction with other users through the Internet. A digital computer is a powerful instrument that can perform not only arithmetic computations but also logical operations. In addition, it can be programmed to make decisions based on internal and external conditions.

There are fundamental reasons that commercial products are made with digital circuits. Like a digital computer, most digital devices are programmable. By changing the program in a programmable device, the same underlying hardware can be used for many different applications, thereby allowing its cost of development to be spread across sales to a wider customer base. Dramatic cost reductions in digital devices have come about because of advances in digital integrated circuit technology. As the number of transistors that can be put on a piece of silicon increases to produce complex functions, the cost per unit decreases, and digital devices can be bought at an increasingly reduced price. Equipment built with digital integrated circuits can perform at a speed of hundreds of millions of operations per second. Digital systems can be made to operate with extreme reliability by using error-correcting codes. An example of this strategy is the digital versatile disk (DVD), in which digital information representing photos, video, audio, and other data is recorded without the loss of a single item. Digital information on a DVD is recorded in such a way that, by examining the code in each digital sample before it is played back, any error can be automatically identified and corrected.

A digital system is an interconnection of digital modules. **To understand the operation of each digital module, it is necessary to have a basic knowledge of digital circuits and their logical function.** The first seven chapters of this book present the basic tools of digital design, such as logic gate structures, combinational and sequential circuits, and programmable logic devices. [Chapter 8](#) introduces digital design at the register transfer level (RTL) using a modern, public-domain hardware description language (HDL). [Chapter 9](#) concludes the text with laboratory exercises using digital circuits.

Today's array of inexpensive digital devices is made possible by the

convergence of fabrication technology and computer-based design methodology. Today's "best practice" in digital design methodology uses HDLs to describe and simulate the functionality of a digital circuit. An HDL resembles a programming language and is suitable for describing digital circuits in textual form. It is used to simulate a digital system to verify its operation before hardware is built. It is also used in conjunction with logic synthesis tools to automate the design process. Because **it is important that students become familiar with an HDL-based design methodology**, HDL descriptions of digital circuits are presented throughout the book. While these examples help illustrate the features of an HDL, they also demonstrate the best practices used by industry to exploit HDLs. Ignorance of these practices will lead to cute, but worthless, HDL models that may simulate a phenomenon, but that cannot be synthesized by design tools, or to models which waste silicon area or synthesize to hardware that does not operate correctly.

As previously stated, digital systems manipulate discrete quantities of information that are represented in binary form. Operands used for calculations may be expressed in the binary number system. Other discrete elements, including the decimal digits and characters of the alphabet, are represented in binary codes. Digital circuits, also referred to as *logic circuits*, process data by means of binary logic elements (logic gates) using binary signals. Quantities are stored in binary (two-valued) storage elements (flip-flops). The purpose of this chapter is to introduce the various binary concepts and provide a foundation for further study in the succeeding chapters.

1.2 BINARY NUMBERS

A decimal number such as 7,392 represents a quantity equal to 7 thousands, plus 3 hundreds, plus 9 tens, plus 2 units. The thousands, hundreds, etc., are powers of 10 implied by the position of the coefficients (symbols) in the number. To be more exact, 7,392 is a shorthand notation for what should be written as

$$7 \times 10^3 + 3 \times 10^2 + 9 \times 10^1 + 2 \times 10^0$$

However, the convention is to write only the numeric coefficients and, from their position, deduce the necessary powers of 10, with powers increasing from right to left. In general, a number with a decimal point is represented by a series of coefficients:

$$a_5 a_4 a_3 a_2 a_1 a_0 . a_{-1} a_{-2} a_{-3} \dots$$

The coefficients a_j are any of the 10 digits (0, 1, 2, . . . , 9), and the subscript value j gives the place value and, hence, the power of 10 by which the coefficient must be multiplied. Thus, the preceding decimal number can be expressed as

$$10^5 a_5 + 10^4 a_4 + 10^3 a_3 + 10^2 a_2 + 10^1 a_1 + 10^0 a_0 + 10^{-1} a_{-1} + 10^{-2} a_{-2} + 10^{-3} a_{-3} + \dots$$

with $a_3=7$, $a_2=3$, $a_1=9$, and $a_0=2$, and the other coefficients equal to zero.

The radix of a number system determines the number of distinct values that can be used to represent any arbitrary number. The decimal number system is said to be of *base*, or *radix*, 10 because it uses 10 digits and the coefficients are multiplied by powers of 10. The *binary* system is a different number system. The coefficients of the binary number system have only two possible values: 0 and 1. Each coefficient a_j is multiplied by a power of the radix, for example, 2^j , and the results are added to obtain the decimal equivalent of the number. The radix point (e.g., the decimal point when 10 is the radix) distinguishes positive powers of 10 from negative powers of 10. For example, the decimal equivalent of the binary number 11010.11 is 26.75, as shown from the multiplication of the

coefficients by powers of 2:

$$1 \times 2^4 + 1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 0 \times 2^0 + 1 \times 2^{-1} + 1 \times 2^{-2} = 26.75$$

There are many different number systems. In general, a number expressed in a base- r system has coefficients multiplied by powers of r :

$$a_n \cdot r^n + a_{n-1} \cdot r^{n-1} + \dots + a_2 \cdot r^2 + a_1 \cdot r + a_0 + a_{-1} \cdot r^{-1} + a_{-2} \cdot r^{-2} + \dots + a_{-m} \cdot r^{-m}$$

The coefficients a_j range in value from 0 to $r-1$. To distinguish between numbers of different bases, we enclose the coefficients in parentheses and write a subscript equal to the base used (except sometimes for decimal numbers, where the content makes it obvious that the base is decimal). An example of a base-5 number is

$$(4021.2)_5 = 4 \times 5^3 + 0 \times 5^2 + 2 \times 5^1 + 1 \times 5^0 + 2 \times 5^{-1} = (511.4)_{10}$$

The coefficient values for base 5 can be only 0, 1, 2, 3, and 4. The octal number system is a base-8 system that has eight digits: 0, 1, 2, 3, 4, 5, 6, 7. An example of an octal number is $(127.4)_8$. To determine its equivalent decimal value, we expand the number in a power series with a base of 8:

$$(127.4)_8 = 1 \times 8^2 + 2 \times 8^1 + 7 \times 8^0 + 4 \times 8^{-1} = (87.5)_{10}$$

Note that the digits 8 and 9 cannot appear in an octal number.

It is customary to borrow the needed r digits for the coefficients from the decimal system when the base of the number is less than 10. The letters of the alphabet are used to supplement the 10 decimal digits when the base of the number is greater than 10. For example, in the *hexadecimal* (base-16) number system, the first 10 digits are borrowed from the decimal system. The letters A, B, C, D, E, and F are used for the digits 10, 11, 12, 13, 14, and 15, respectively. An example of a hexadecimal number is

$$(B65F)_{16} = 11 \times 16^3 + 6 \times 16^2 + 5 \times 16^1 + 15 \times 16^0 = (46,687)_{10}$$

The hexadecimal system is used commonly by designers to represent long strings of bits in the addresses, instructions, and data in digital systems. For example, B65F is used to represent 1011011001011111.

As noted before, the digits in a binary number are called *bits*. When a bit is equal to 0, it does not contribute to the sum during the conversion.

Therefore, the conversion from binary to decimal can be obtained by adding only the numbers with powers of two corresponding to the bits that are equal to 1. For example,

$$(110101)_2 = 32 + 16 + 4 + 1 = (53)_{10}$$

There are four 1's in the binary number. The corresponding decimal number is the sum of the four powers of two. Zero and the first 24 numbers obtained from 2 to the power of n are listed in [Table 1.1](#). In computer work, 2^{10} is referred to as K (kilo), 2^{20} as M (mega), 2^{30} as G (giga), and 2^{40} as T (tera). Thus, $4K = 2^{12} = 4,096$ and $16M = 2^{24} = 16,777,216$. Computer memory capacity and word size are usually given in bytes. A *byte* is equal to eight bits and can accommodate (i.e., represent the code of) one keyboard character. A computer hard disk with four gigabytes of storage has a capacity of $4G = 2^{32}$ bytes (approximately 4 billion bytes). A terabyte is 10^{12} gigabytes, approximately 1 trillion bytes.

Table 1.1 *Powers of Two*

n	2^n	n	2^n	n	2^n
0	1	8	256	16	65,536
1	2	9	512	17	131,072
2	4	10	1,024 (1K)	18	262,144
3	8	11	2,048	19	524,288
4	16	12	4,096 (4K)	20	1,048,576 (1M)

5 32 13 8,192 21 2,097,152

6 64 14 16,384 22 4,194,304

7 128 15 32,768 23 8,388,608

Arithmetic operations with numbers in base r follow the same rules as for decimal numbers. When a base other than the familiar base 10 is used, one must be careful to use only the r -allowable digits. Examples of addition, subtraction, and multiplication of two binary numbers are as follows:

augend:	101101	minuend:	101101	multiplicand:	1011
addend:	<u>+100111</u>	subtrahend:	<u>-100111</u>	multiplier:	<u>× 101</u>
sum:	1010100	difference:	000110		1011

					0000
					1011
					<u>110111</u>

partial product: ↖

product: ↗

The sum of two binary numbers is calculated by the same rules as in decimal, except that the digits of the sum in any significant position can be only 0 or 1. Any carry obtained in a given significant position is used by the pair of digits one significant position higher. Subtraction is slightly more complicated. The rules are still the same as in decimal, except that the borrow in a given significant position adds 2 to a minuend digit. (A borrow in the decimal system adds 10 to a minuend digit.) Multiplication is simple: The multiplier digits are always 1 or 0; therefore, the partial products are equal either to a shifted (left) copy of the multiplicand or to 0.

Practice Exercise 1.1

1. What is the decimal value of $1 \times 24 + 0 \times 23 + 1 \times 22 + 0 \times 21 + 1 \times 20$?

Answer: 21

1.3 NUMBER-BASE CONVERSIONS

Representations of a number in a different radix are said to be equivalent if they have the same decimal representation. For example, $(0011)_8$ and $(1001)_2$ are equivalent—both have decimal value 9. The conversion of a number in base r to decimal is done by expanding the number in a power series and adding all the terms as shown previously. We now present a general procedure for the reverse operation of converting a decimal number to a number in base r . If the number includes a radix point, it is necessary to separate the number into an integer part and a fraction part, since each part must be converted differently. The conversion of a decimal integer to a number in base r is done by *dividing the number and all successive quotients by r and accumulating the remainders*. This procedure is best illustrated by example.

EXAMPLE 1.1

Convert decimal 41 to binary. First, 41 is divided by 2 to give an integer quotient of 20 and a remainder of 12. Then the quotient is again divided by 2 to give a new quotient and remainder. The process is continued until the integer quotient becomes 0. The *coefficients* of the desired binary number are obtained from the *remainders* as follows:

Integer Quotient		Remainder		Coefficient
$41/2=$	20	+	12	$a_0=1$
$20/2=$	10	+	0	$a_1=0$
$10/2=$	5	+	0	$a_2=0$

$$5/2 = 2 + 12 \quad a_3 = 1$$

$$2/2 = 1 + 0 \quad a_4 = 0$$

$$1/2 = 0 + 12 \quad a_5 = 1$$

Therefore, the answer is $(41)_{10} = (a_5 a_4 a_3 a_2 a_1 a_0)_2 = (101001)_2$.

The arithmetic process can be manipulated more conveniently as follows:

Integer	Remainder
41	
20	1
10	0
5	0
2	1
1	0
0	1 101001=answer

Conversion from decimal integers to any base- r system is similar to this example, except that division is done by r instead of 2.

■

EXAMPLE 1.2

Convert decimal 153 to octal. The required base r is 8. First, 153 is divided by 8 to give an integer quotient of 19 and a remainder of 1. Then 19 is divided by 8 to give an integer quotient of 2 and a remainder of 3. Finally, 2 is divided by 8 to give a quotient of 0 and a remainder of 2. This process can be conveniently tabulated as follows:

153

19 1

2 3

0 2=(231)₈

The conversion of a decimal *fraction* to binary is accomplished by a method similar to that used for integers. However, multiplication is used instead of division, and integers instead of remainders are accumulated. Again, the method is best explained by example.

■

EXAMPLE 1.3

Convert $(0.6875)_{10}$ to binary. First, 0.6875 is multiplied by 2 to give an integer and a fraction. Then the new fraction is multiplied by 2 to give a new integer and a new fraction. The process is continued until the fraction becomes 0 or until the number of digits has sufficient accuracy. The coefficients of the binary number are obtained from the integers as follows:

	Integer	Fraction	Coefficient
--	---------	----------	-------------

$$0.6875 \times 2 = 1 + 0.3750 \quad a_{-1} = 1$$

$$0.3750 \times 2 = 0 + 0.7500 \quad a_{-2} = 0$$

$$0.7500 \times 2 = 1 + 0.5000 \quad a_{-3} = 1$$

$$0.5000 \times 2 = 1 + 0.0000 \quad a_{-4} = 1$$

Therefore, the answer is $(0.6875)_{10} = (0.a_{-1} a_{-2} a_{-3} a_{-4})_2 = (0.1011)_2$.

To convert a decimal fraction to a number expressed in base r , a similar procedure is used. However, multiplication is by r instead of 2, and the coefficients found from the integers may range in value from 0 to $r-1$ instead of 0 and 1.

■

EXAMPLE 1.4

Convert $(0.513)_{10}$ to octal.

$$\begin{aligned} 0.513 \times 8 &= 4.104 & 0.104 \times 8 &= 0.832 & 0.832 \times 8 &= 6.656 & 0.656 \times 8 &= 5.248 \\ 0.248 \times 8 &= 1.984 & 0.984 \times 8 &= 7.872 \end{aligned}$$

The answer, to six significant figures, is obtained from the integer part of the products:

$$(0.513)_{10} = (0.406517\ldots)_8$$

The conversion of decimal numbers with both integer and fraction parts is done by converting the integer and the fraction separately and then combining the two answers. Using the results of [Examples 1.1](#) and [1.3](#), we

obtain

$$(41.6875)_{10} = (101001.1011)_2$$

From [Examples 1.2](#) and [1.4](#), we have

$$(153.513)_{10} = (231.406517)_8$$

■

Practice Exercise 1.2

1. Convert $(117.23)_{10}$ to octal.

Answer: $(117.23)_{10} = (165.1656)_8$

1.4 OCTAL AND HEXADECIMAL NUMBERS

The conversion from and to binary, octal, and hexadecimal plays an important role in digital computers, because shorter patterns of hex characters are easier to recognize than long patterns of 1's and 0's. Since $2^3=8$ and $2^4=16$ each octal digit corresponds to three binary digits and each hexadecimal digit corresponds to four binary digits. The first 16 numbers in the decimal, binary, octal, and hexadecimal number systems are listed in [Table 1.2](#).

**Table 1.2 *Numbers with
Different Bases***

Decimal (base 10)	Binary (base 2)	Octal (base 8)	Hexadecimal (base 16)
00	0000	00	0
01	0001	01	1
02	0010	02	2
03	0011	03	3
04	0100	04	4

05	0101	05	5
06	0110	06	6
07	0111	07	7
08	1000	10	8
09	1001	11	9
10	1010	12	A
11	1011	13	B
12	1100	14	C
13	1101	15	D
14	1110	16	E
15	1111	17	F

The conversion from binary to octal is easily accomplished by partitioning the binary number into groups of three digits each, starting from the binary point and proceeding to the left and to the right. The corresponding octal digit is then assigned to each group. The following example illustrates the procedure:

$$(10\ 110\ 001\ 101\ 011 \cdot 111\ 100\ 000\ 110)_2 = (26153.7406)_8$$

Conversion from binary to hexadecimal is similar, except that the binary number is divided into groups of *four* digits:

$$(10\ 1100\ 0110\ 1011 \cdot 1111\ 0010)_2 = (2C6B.F2)_{16}$$

The corresponding hexadecimal (or octal) digit for each group of binary digits is easily remembered from the values listed in [Table 1.2](#).

Conversion from octal or hexadecimal to binary is done by reversing the preceding procedure. Each octal digit is converted to its three-digit binary equivalent. Similarly, each hexadecimal digit is converted to its four-digit binary equivalent. The procedure is illustrated in the following examples:

$$(673.124)_8 = 110\ 111\ 011 \cdot 001\ 010\ 100)_2$$

and

$$(306.D)_{16} = (0011\ 0000\ 0110 \cdot 1101)_2$$

Binary numbers are difficult to work with because they require three or four times as many digits as their decimal equivalents. For example, the binary number 111111111111 is equivalent to decimal 4095. However, digital computers use binary representation of numbers, and it is sometimes necessary for the human operator or user to communicate directly with the machine by means of such numbers. One scheme that retains the binary system in the computer, but reduces the number of digits the human must consider,¹ utilizes the relationship between the binary number system and the octal or hexadecimal system. By this method, the human thinks in terms of octal or hexadecimal numbers and performs the required conversion by inspection when direct communication with the machine is necessary. Thus, the binary number 111111111111 has 12 digits and is expressed in octal as 7777 (4 digits) or in hexadecimal as FFF (3 digits). During communication between people (about binary numbers in the computer), the octal or hexadecimal representation is more desirable because it can be expressed more compactly with a third or a quarter of the number of digits required for the equivalent binary number. Thus, **most computer manuals use either octal or hexadecimal numbers to specify instructions and other binary quantities.** The choice between them is arbitrary, although hexadecimal tends to win out, since it can represent a byte with two digits.

¹ Machines having a word length of 64 bits are common.

Practice Exercise 1.3

1. Find the binary representation of 135_{10} .

Answer: $135_{10} = 1110\ 0001_2$

Practice Exercise 1.4

1. Find the octal representation of $(135)_{10}$.

Answer: $135_{10} = 702_8$

1.5 COMPLEMENTS OF NUMBERS

Complements are used in digital computers to simplify the subtraction operation and for logical manipulation. Simplifying operations leads to simpler, less expensive circuits to implement the operations. There are two types of complements for each base- r system: the *radix complement* and the *diminished radix complement*. The first is referred to as the r 's complement and the second as the $(r-1)$'s complement. When the value of the base r is substituted in the name, the two types are referred to as the 2's complement and 1's complement for binary numbers and the 10's complement and 9's complement for decimal numbers.

Diminished Radix Complement

Given a number N in base r having n digits, the $(r-1)$'s complement of N , that is, its diminished radix complement, is defined as $(r^n - 1) - N$. For decimal numbers, $r = 10$ and $r - 1 = 9$, so the 9's complement of N is $(10^n - 1) - N$. In this case, 10^n represents a number that consists of a single 1 followed by n 0's. $10^n - 1$ is a number represented by n 9's. For example, if $n = 4$, we have $10^4 = 10,000$ and $10^4 - 1 = 9999$. It follows that the 9's complement of a decimal number is obtained by subtracting each digit from 9. Here are some numerical examples:

The 9's complement of 546700 is 999999
– 546700 = 453299. The 9's complement of 012398 is 999999
– 012398 = 987601.

For binary numbers, $r = 2$ and $r - 1 = 1$, so the 1's complement of N is $(2^n - 1) - N$. Again, 2^n is represented by a binary number that consists of a 1 followed by n 0's. $2^n - 1$ is a binary number represented by n 1's. For example, if $n = 4$, we have $2^4 = (10000)_2$ and $2^4 - 1 = (1111)_2$. Thus, the 1's complement of a binary number is obtained by subtracting each digit from 1. However, when subtracting binary digits from 1, we can have either $1 - 0 = 1$ or $1 - 1 = 0$, which causes the bit to change from 0 to 1 or

from 1 to 0, respectively. Therefore, **the 1's complement of a binary number is formed by changing 1's to 0's and 0's to 1's.** The following are some numerical examples:

The 1's complement of 1011000 is 0100111. The 1's complement of 0101101 is 1010010.

The $(r-1)$'s complement of octal or hexadecimal numbers is obtained by subtracting each digit from 7 or F (decimal 15), respectively.

Radix Complement

The r 's complement of an n -digit number N in base r is defined as $r^n - N$ for $N \neq 0$ and as 0 for $N = 0$. Comparing with the $(r-1)$'s complement, we note that the r 's complement is obtained by adding 1 to the $(r-1)$'s complement, since $r^n - N = [(r-1)^n - N] + 1$. Thus, the 10's complement of decimal 2389 is $10^4 - 2389 + 1 = 7611$ and is obtained by adding 1 to the 9's complement value. The 2's complement of binary 101100 is $10^5 - 101100 + 1 = 010011 + 1 = 010100$ and is obtained by adding 1 to the 1's-complement value.

Since 10^n is a number represented by a 1 followed by n 0's, $10^n - N$ which is the 10's complement of N , can be formed also by leaving all least significant 0's unchanged, subtracting the first nonzero least significant digit from 10, and subtracting all higher significant digits from 9. Thus,

the 10's complement of 012398 is 987602

and

the 10's complement of 246700 is 753300

The 10's complement of the first number (012398) is obtained by subtracting 8 from 10 in the least significant position and subtracting all other digits from 9. The 10's complement of the second number (246700) is obtained by leaving the two least significant 0's unchanged, subtracting 7 from 10, and subtracting the other three digits from 9.

Practice Exercise 1.5

1. Find (a) the diminished radix (9's) complement and (b) the radix (10's) complement of 13510 .

Answer:

1. 9's complement: 86410
2. 10's complement: 86510

Similarly, the 2's complement can be formed by leaving all least significant 0's and the first 1 unchanged and replacing 1's with 0's and 0's with 1's in all other higher significant digits. For example,

the 2's complement of 1101100 is 0010100

and

the 2's complement of 0110111 is 1001001

The 2's complement of the first number is obtained by leaving the two least significant 0's and the first 1 unchanged and then replacing 1's with 0's and 0's with 1's in the other four most significant digits. The 2's complement of the second number is obtained by leaving the least significant 1 unchanged and complementing all other digits.

In the previous definitions, it was assumed that the numbers did not have a radix point. If the original number N contains a radix point, the point should be removed temporarily in order to form the r 's or $(r - 1)$'s complement. The radix point is then restored to the complemented number in the same relative position. It is also worth mentioning that **the complement of the complement restores the number to its original value**. To see this relationship, note that the r 's complement of N is $r^n - N$, so that the complement of the complement is $r^n - (r^n - N) = N$ and is equal to the original number.

Subtraction with Complements

The direct method of subtraction taught in elementary schools uses the borrow concept. In this method, we borrow a 1 from a higher significant position when the minuend digit is smaller than the subtrahend digit. The

method works well when people perform subtraction with paper and pencil. However, when subtraction is implemented with digital hardware, the method is less efficient than the method that uses complements.

The subtraction of two n -digit unsigned numbers $M - N$ in base r can be done as follows:

1. Add the minuend M to the r 's complement of the subtrahend N .
Mathematically, $M + (rn - N) = M - N + rn$.
2. If $M \geq N$, the sum will produce an end carry rn which can be discarded; what is left is the result $M - N$.
3. If $M < N$, the sum does not produce an end carry and is equal to $rn - (N - M)$, which is the r 's complement of $(N - M)$. To obtain the answer in a familiar form, take the r 's complement of the sum and place a negative sign in front.

The following examples illustrate the procedure:

EXAMPLE 1.5

Using 10's complement, subtract $72532 - 3250$.

$$\begin{array}{rclcl} M = & 72532 & \text{10's complement of } N = & + 96750 & \text{Sum} = & 169282 \\ \text{Discard end carry } 10 & 5 & = & - 100000 & \text{Answer} = & 69282 \end{array}$$

Note that M has five digits and N has only four digits. Both numbers must have the same number of digits, so we write N as 03250. Taking the 10's complement of N produces a 9 in the most significant position. The occurrence of the end carry signifies that $M \geq N$ and that the result is therefore positive.

■

EXAMPLE 1.6

Using 10's complement, subtract $3250 - 72532$.

$$M = 3250 \quad 10\text{'s complement of } N = +27468 \quad \text{Sum} = 30718$$

There is no end carry. Therefore, the answer is written with a minus sign as $-(10\text{'s complement of } 30718) = -69282$.

Note that since $3250 < 72532$, the result is negative. Because we are dealing with unsigned numbers, there is really no way to get an unsigned result for this case. When subtracting with complements, we recognize the negative answer from the absence of the end carry and the complemented result. When working with paper and pencil, we can change the answer to a signed negative number in order to put it in a familiar form.

Subtraction with complements is done with binary numbers in a similar manner, using the procedure outlined previously.

■

EXAMPLE 1.7

Given the two binary numbers $X = 1010100$ and $Y = 1000011$, perform the subtraction **(a)** $X - Y$ and **(b)** $Y - X$ by using 2's complements.

$$1. \quad X = 1010100 \quad 2\text{'s complement of } Y = + 0111101 \quad \text{Sum} = 10010001$$

Discard end carry $2^7 = -10000000$ Answer: $X - Y = 0010001$

$$2. \quad Y = 1000011 \quad 2\text{'s complement of } X = + 0101100 \quad \text{Sum} = 1101111$$

There is no end carry. Therefore, the answer is $Y - X = -(2\text{'s complement of } 1101111) = -0010001$. ■

Subtraction of unsigned numbers can also be done by means of the $(r - 1)$'s complement. Remember that the $(r - 1)$'s complement is one less than the r 's complement. Because of this, the result of adding the minuend to the complement of the subtrahend produces a sum that is one less than the correct difference when an end carry occurs. Removing the end carry and adding 1 to the sum is referred to as an *end-around carry*.

EXAMPLE 1.8

Repeat [Example 1.7](#), but this time using 1's complement.

$$1. X - Y = 1010100 - 1000011$$

$$X = 1010100 \text{ 1's complement of } Y = + 0111100 \text{ }^{\sim} \text{ Sum} = 10010000$$

$$\text{End-around carry} = + \quad 1 \text{ Answer: } X - Y = 0010001$$

$$2. Y - X = 1000011 - 1010100$$

$$Y = 1000011 \text{ 1's complement of } X = +0101011 \text{ Sum} = 1101110$$

There is no end carry. Therefore, the answer is $Y - X = -(1\text{'s complement of } 1101110) = -0010001$. ■

Note that the negative result is obtained by taking the 1's complement of the sum, since this is the type of complement used. The procedure with end-around carry is also applicable to subtracting unsigned decimal numbers with 9's complement.

Practice Exercise 1.6

- Given $X = (1101010)_2$ and $Y = (0101011)_2$, perform the subtraction (a) $X - Y$ and (b) $Y - X$ by using 2's complements.

Answer:

$$1. X = (1101010)_2 = 106_{10}, Y = (0101011)_2 = 43_{10} \\ X - Y = 106_{10} - 43_{10} = 63_{10} \\ \text{2's complement of } Y: 10101012X \\ - Y = (1101010)_2 + (1010101)_2 = (0111111)_2 = 63_{10}$$

$$2. Y - X = 43_{10} - 106_{10} = -63_{10} \\ \text{2's complement of } X: (10010110)_2 \\ - X = (0101011)_2 + (0010110)_2 = (1000001)_2 \\ \text{No end carry} \\ Y - X = (0101011)_2 + (1000001)_2 = (11010110)_2 = -63_{10}$$

Practice Exercise 1.7

1. Repeat [Practice Exercise 1.5](#) using 1's complements.

Answer:

1. $X - Y = 10610 - 4310 - 6310$ 1's complement of Y: 10101002
 $X - Y = (1101010)_2 + (1010100)_2 + (10111110)_2$
 around carry $X - Y = 01111102 + 00000012 = 01111112 = 6310$
2. $X = (1101010)_2 = 10610$, $Y = (0101011)_2 = 4310$
 $Y - X = 4310 - 10610 = -6310$ 1's complement of X: (0010101) 2Y
 $-X = (0100011)_2 + (0010101)_2 + (011 1000)_2$ No end-around carry
 $Y - X = -1$'s complement of $((011 1000)_2 + (000 0001)_2)$
 $-X = -1$'s complement of $(100 0001)_2 = (011 1110)_2 = -6310$

1.6 SIGNED BINARY NUMBERS

Positive integers (including zero) can be represented as unsigned numbers. However, to represent negative integers, we need a notation for negative values. In ordinary arithmetic, a negative number is indicated by a minus sign and a positive number by a plus sign. Because of hardware limitations, computers must represent everything with binary digits. It is customary to represent the sign with a bit placed in the leftmost position of the number. The convention is to make the sign bit 0 for positive and 1 for negative.

It is important to realize that both signed and unsigned binary numbers consist of a string of bits when represented in a computer. The user determines whether the number is signed or unsigned. If the binary number is signed, then the leftmost bit represents the sign and the rest of the bits represent the number. If the binary number is assumed to be unsigned, then the leftmost bit is the most significant bit of the number. For example, the string of bits 01001 can be considered as 9 (unsigned binary) or as +9 (signed binary) because the leftmost bit is 0. The string of bits 11001 represents the binary equivalent of 25 when considered as an unsigned number and the binary equivalent of -9 when considered as a signed number. This is because the 1 that is in the leftmost position designates a negative and the other four bits represent binary 9. Usually, there is no confusion in interpreting the bits if the type of representation for the number is known in advance.

Practice Exercise 1.8

1. Which bit of a signed binary number represents the sign?

Answer: The leftmost bit

Practice Exercise 1.9

1. What unsigned binary number is represented by the string of bits

11001?

Answer: 2510

The representation of the signed numbers in the last example is referred to as the *signed-magnitude* convention. In this notation, the number consists of a magnitude and a symbol (+ or –) or a bit (0 or 1) indicating the sign. This is the representation of signed numbers used in ordinary arithmetic. When arithmetic operations are implemented in a computer, it is more convenient to use a different system, referred to as the *signed-complement* system, for representing negative numbers. In this system, a negative number is indicated by its complement. Whereas the signed-magnitude system negates a number by changing its sign, the signed-complement system negates a number by taking its complement. Since positive numbers always start with 0 (plus) in the leftmost position, the complement will always start with a 1, indicating a negative number. The signed-complement system can use either the 1's or the 2's complement, but the 2's complement is the most common.

As an example, consider the number 9, represented in binary with eight bits. +9 is represented with a sign bit of 0 in the leftmost position, followed by the binary equivalent of 9, which gives 00001001. Note that all eight bits must have a value; therefore, 0's are inserted following the sign bit up to the first 1. Although there is only one way to represent +9, there are three different ways to represent –9 with eight bits:

signed-magnitude representation: 10001001 signed-1's-
complement representation: 11110110 signed-1's-
complement representation: 11110111

Practice Exercise 1.10

1. What decimal number does the signed-magnitude binary number N=10011 represent?

Answer: N = –310

Practice Exercise 1.11

1. Convert the signed-magnitude binary number $N=01100$ to a negative value having the same magnitude.

Answer: $N=11100$

In signed-magnitude, -9 is obtained from $+9$ by changing only the sign bit in the leftmost position from 0 to 1. In signed-1's-complement, -9 is obtained by complementing all the bits of $+9$, including the sign bit. The signed-2's-complement representation of -9 is obtained by taking the 2's complement of the positive number, including the sign bit.

[Table 1.3](#) lists all possible four-bit signed binary numbers in the three representations. The equivalent decimal number is also shown for reference. Note that the positive numbers in all three representations are identical and have 0 in the leftmost position. The signed-2's-complement system has only one representation for 0, which is always positive. The other two systems have either a positive 0 or a negative 0, something not encountered in ordinary arithmetic. Note that all negative numbers have a 1 in the leftmost bit position; that is the way we distinguish them from the positive numbers. With four bits, we can represent 16 binary numbers. In the signed-magnitude and the 1's-complement representations, there are eight positive numbers and eight negative numbers, including two zeros. In the 2's-complement representation, there are eight positive numbers, including one zero, and eight negative numbers.

Table 1.3 *Signed Binary Numbers*

Decimal	Signed-2's Complement	Signed-1's Complement	Signed Magnitude
+7	0111	0111	0111
+6	0110	0110	0110

+5	0101	0101	0101
+4	0100	0100	0100
+3	0011	0011	0011
+2	0010	0010	0010
+1	0001	0001	0001
+0	0000	0000	0000
-0	—	1111	1000
-1	1111	1110	1001
-2	1110	1101	1010
-3	1101	1100	1011
-4	1100	1011	1100
-5	1011	1010	1101
-6	1010	1001	1110
-7	1001	1000	1111

Practice Exercise 1.12

1. Represent -5 three ways with 8 bits: (a) signed-magnitude (b) signed 1's complement, and (c) signed 2's complement.

Answer: (a) 10000101, (b) 11111010, and (c) 11111011

Practice Exercise 1.13

1. In the signed-2's-complement system, negate the number 710, represented with 8 bits.

Answer:

$N=0000\ 011121$'s comp = 1111 100022's comp = 1111 1001

The signed-magnitude system is used in ordinary arithmetic, but is awkward when employed in computer arithmetic because of the separate handling of the sign and the magnitude. Therefore, the signed-complement system is normally used. The 1's complement imposes some difficulties and is seldom used for arithmetic operations. It is useful as a logical operation, since the change of 1 to 0 or 0 to 1 is equivalent to a logical complement operation, as will be shown in the next chapter. The discussion of signed binary arithmetic that follows deals exclusively with the signed-2's-complement representation of negative numbers. The same procedures can be applied to the signed-1's-complement system by including the end-around carry as is done with unsigned numbers.

Arithmetic Addition

The addition of two numbers in the signed-magnitude system follows the rules of ordinary arithmetic. If the signs are the same, we add the two magnitudes and give the sum the common sign. If the signs are different,

we subtract the smaller magnitude from the larger and give the difference the sign of the larger magnitude. For example, $(+25)+(-37) = -(37-25) = -12$ is done by subtracting the smaller magnitude, 25, from the larger magnitude, 37, and appending the sign of 37 to the result. This is a process that requires a comparison of the signs and magnitudes and then performing either addition or subtraction. The same procedure applies to binary numbers in signed-magnitude representation. In contrast, the rule for adding numbers in the signed-complement system does not require a comparison or subtraction, but only addition. The procedure is very simple and can be stated as follows for binary numbers:

The addition of two signed binary numbers with negative numbers represented in signed-2's-complement form is obtained from the addition of the two numbers, including their sign bits. A carry out of the sign-bit position is discarded.

Numerical examples for addition follow:

+ 6	+13	+19	0000011000001101	00010011	
- 6	+13	+7	1111101000001101	00000111	
+ 6	-13	- 7	0000011011110011	11111001	- 6 -13
-19			1111101011110011	111101101	

Note that negative numbers must be initially in 2's-complement form and that if the sum obtained after the addition is negative, it is in 2's-complement form. For example, -7 is represented as 11111001, which is the 2's complement of +7.

In each of the four cases, the operation performed is addition with the sign bit included. Any carry out of the sign-bit position is discarded, and negative results are automatically in 2's-complement form.

In order to obtain a correct answer, we must ensure that the result has a sufficient number of bits to accommodate the sum. If we start with two n -bit numbers and the sum occupies $n+1$ bits, we say that an overflow occurs. When one performs the addition with paper and pencil, an overflow is not a problem, because we are not limited by the width of the page. We just extend the word by adding another 0 to a positive number or another 1 to a negative number in the most significant position to extend the number to $n+1$ bits and then perform the addition. Overflow is a problem in computers because the number of bits that hold a number is

finite and fixed, and a result that exceeds the finite value by 1 cannot be accommodated.

The complement form of representing negative numbers is unfamiliar to those used to the signed-magnitude system. To determine the value of a negative number in signed-2's complement, it is necessary to convert the number to a positive number to place it in a more familiar form. For example, the signed binary number 11111001 is negative because the leftmost bit is 1. Its 2's complement is 00000111, which is the binary equivalent of +7. We therefore recognize the original negative number to be equal to -7.

Arithmetic Subtraction

Subtraction of two signed binary numbers when negative numbers are in 2's-complement form is simple and can be stated as follows:

Take the 2's complement of the subtrahend (including the sign bit) and add it to the minuend (including the sign bit). A carry out of the sign-bit position is discarded.

This procedure is adopted because a subtraction operation can be changed to an addition operation if the sign of the subtrahend is changed, as is demonstrated by the following relationship:

$$(\pm A) - (+B) = (\pm A) + (-B); (\pm A) - (-B) = (\pm A) + (+B).$$

But changing a positive number to a negative number is easily done by taking the 2's complement of the positive number. The reverse is also true, because the complement of a negative number in complement form produces the equivalent positive number. To see this, consider the subtraction $(-6) - (-13) = +7$. In binary with eight bits, this operation is written as $(11111010 - 11110011)$. The subtraction is changed to addition by taking the 2's complement of the subtrahend (-13) , giving $(+13)$. In binary, this is $11111010 + 00001101 = 100000111$. Removing the end carry, we obtain the correct answer: $00000111(+7)$.

It is worth noting that binary numbers in the signed-complement system are added and subtracted by the same basic addition and subtraction rules

as unsigned numbers. Therefore, **computers need only one common hardware circuit to handle both types of arithmetic.** This consideration has resulted in the signed-complement system being used in virtually all arithmetic units of computer systems. The user or programmer must interpret the results of such addition or subtraction differently, depending on whether it is assumed that the numbers are signed or unsigned.

Practice Exercise 1.14 – Using 2's complements, find the following sums:

1. $+4 + 11$
2. $-4 + 11$
3. $+4 - 11$
4. $-4 - 11$

Answer:

1. $+40000\ 0100 + 11^-0000\ 1011^- + 150000\ 1111$
2. $-41111\ 1100 + 11^-0000\ 1011^- + 70000\ 0111$
3. $+40000\ 0100 - 11^-1111\ 0101^- - 71111\ 1001$
4. $-41111\ 1100 - 11^-1111\ 0101^- - 151111\ 0001$

1.7 BINARY CODES

Digital systems use signals that have two distinct values and circuit elements that have two stable states. There is a direct analogy among binary signals, binary circuit elements, and binary digits. A binary number of n digits, for example, may be represented by n binary circuit elements, each having an output signal equivalent to 0 or 1. Digital systems represent and manipulate not only binary numbers but also many other discrete elements of information. Any discrete element of information that is distinct among a group of quantities can be represented with a binary code (i.e., a pattern of 0's and 1's). The codes must be in binary because, in today's technology, and in the foreseeable future, only circuits that represent and manipulate patterns of 0's and 1's can be manufactured economically for use in computers. However, it must be realized that binary codes merely change the symbols, not the meaning of the elements of information that they represent. If we inspect the bits of a computer at random, we will find that most of the time they represent some type of coded information rather than binary numbers.

An n -bit binary code is a group of n bits that assumes up to 2^n distinct combinations of 1's and 0's, with each combination representing one element of the set that is being coded. A set of four elements can be coded with two bits, with each element assigned one of the following bit combinations: 00, 01, 10, and 11. A set of eight elements requires a three-bit code and a set of 16 elements requires a four-bit code. The bit combination of an n -bit code is determined from the count in binary from 0 to $2^n - 1$. Each element must be assigned a unique binary bit combination, and no two elements can have the same value; otherwise, the code assignment will be ambiguous.

Although the *minimum* number of bits required to code 2^n distinct quantities is n , there is no *maximum* number of bits that may be used for a binary code. For example, the 10 decimal digits can be coded with 10 bits, and each decimal digit can be assigned a bit combination of nine 0's and a 1. In this particular binary code, the digit 6 is assigned the bit combination 0001000000.

Binary-Coded Decimal Code

Although the binary number system is the most natural system for a computer because it is readily represented in today's electronic technology, most people are more accustomed to the decimal system. One way to resolve this difference is to convert decimal numbers to binary, perform all arithmetic calculations in binary, and then convert the binary results back to decimal. This method requires that we store decimal numbers in the computer so that they can be converted to binary. Since the computer can accept only binary values, we must represent the decimal digits by means of a code that contains 1's and 0's. It is also possible to perform the arithmetic operations directly on decimal numbers when they are stored in the computer in coded form.

A binary code will have some unassigned bit combinations if the number of elements in the set is not a multiple power of 2. The 10 decimal digits form such a set. A binary code that distinguishes among 10 elements must contain at least four bits, but 6 out of the 16 possible combinations remain unassigned. Different binary codes can be obtained by arranging four bits into 10 distinct combinations. The code most commonly used for the decimal digits is the straight binary assignment listed in [Table 1.4](#). This scheme is called *binary-coded decimal* and is commonly referred to as BCD. Other decimal codes are possible and a few of them are presented later in this section.

Table 1.4 *Binary-Coded Decimal (BCD)*

Decimal Symbol	BCD Digit
----------------	-----------

0	0000
---	------

1	0001
---	------

2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

[Table 1.4](#) gives the four-bit code for each decimal digit. A number with k decimal digits will require $4k$ bits in BCD. Decimal 396 is represented in BCD with 12 bits as 0011 1001 0110, with **each group of four bits representing one decimal digit**. A decimal number in BCD is the same as its equivalent binary number only when the number is between 0 and 9. A BCD number greater than 10 looks different from its equivalent binary number, even though both contain 1's and 0's. Moreover, **the binary combinations 1010 through 1111 are not used and have no meaning in BCD**. Consider decimal 185 and its corresponding value in BCD and binary:

$$(185)_{10} = (0001\ 1000\ 0101)_{\text{BCD}} = (10111001)_2$$

The BCD value has 12 bits to encode the characters of the decimal value, but the equivalent binary number needs only 8 bits. It is obvious that the representation of a BCD number needs more bits than its equivalent binary

value. However, there is an advantage in the use of decimal numbers, because computer input and output data are generated by people who use the decimal system.

It is important to realize that BCD numbers are decimal numbers and not binary numbers, although they use bits in their representation. The only difference between a decimal number and BCD is that decimals are written with the symbols 0, 1, 2, . . . , 9, and BCD numbers use the binary code 0000, 0001, 0010, . . . , 1001. The decimal value is exactly the same. Decimal 10 is represented in BCD with eight bits as 0001 0000 and decimal 15 as 0001 0101. The corresponding binary values are 1010 and 1111 and have only four bits.

Practice Exercise 1.15

1. Find the BCD representation of 8410.

Answer: 8410=1000 0100BCD

BCD Addition

Consider the addition of two decimal digits in BCD, together with a possible carry from a previous less significant pair of digits. Since each digit does not exceed 9, the sum cannot be greater than $9+9+1=19$, with 1 being a previous carry. Suppose we add the BCD digits as if they were binary numbers. Then the binary sum will produce a result in the range from 0 to 19. In binary, this range will be from 0000 to 10011, but in BCD, it is from 0000 to 11001, with the first (i.e., leftmost) 1 being a carry and the next four bits being the BCD sum. When the binary sum is equal to or less than 1001 (without a carry), the corresponding BCD digit is correct. However, when the binary sum is greater than or equal to 1010, the result is an invalid BCD digit. The addition of $6=(0110)_2$ to the binary sum converts it to the correct digit and also produces a carry as required. This is because a carry in the most significant bit position of the binary sum and a decimal carry differ by $16-10=6$. Consider the following three BCD additions:

4 0100 4 0100 8 1000 + 5 9 +0101 1001 +8 12 +1000 1100 +9

17 1001 10001 +0110 10010 +0110 10111

In each case, the two BCD digits are added as if they were two binary numbers. If the binary sum is greater than or equal to 1010, we add 0110 to obtain the correct BCD sum and a carry. In the first example, the sum is equal to 9 and is the correct BCD sum. In the second example, the binary sum produces an invalid BCD digit (1100). The addition of 0110 produces the correct BCD sum, 0010 (i.e., the number 2), and a carry. In the third example, the binary sum (10001) produces a carry. This condition occurs when the sum is greater than or equal to 16. Although the other four bits are less than 1001, the binary sum requires a correction because of the carry. Adding 0110, we obtain the required BCD sum 0111 (i.e., the number 7) and a BCD carry.

The addition of two n -digit unsigned BCD numbers follows the same procedure. Consider the addition of $184+576=760$ in BCD:

BCD	1	1	0001	1000	0100	184	+	0101	0111	0110	+576
Binary sum	0111	10000	1010	Add 6				0110	0110		
BCD sum	0111	0110	0000	760							

The first, least significant pair of BCD digits produces a BCD digit sum of 0000 and a carry for the next pair of digits. The second pair of BCD digits plus a previous carry produces a digit sum of 0110 and a carry for the next pair of digits. The third pair of digits plus a carry produces a binary sum of 0111 and does not require a correction.

Practice Exercise 1.16

1. Find the BCD sum of $4+6$.

Answer: 10000

Decimal Arithmetic

The representation of signed decimal numbers in BCD is similar to the representation of signed numbers in binary. We can use either the familiar signed-magnitude system or the signed-complement system. The sign of a

decimal number is usually represented with four bits to conform to the four-bit code of the decimal digits. It is customary to designate a plus with four 0's and a minus with the BCD equivalent of 9, which is 1001.

The signed-magnitude system is seldom used in computers. The signed-complement system can be either the 9's or the 10's complement, but the 10's complement is the one most often used. To obtain the 10's complement of a BCD number, we first take the 9's complement and then add 1 to the least significant digit. The 9's complement is calculated from the subtraction of each digit from 9.

The procedures developed for the signed-2's-complement system in the previous section also apply to the signed-10's-complement system for decimal numbers. Addition is done by summing all digits, including the sign digit, and discarding the end carry. This operation assumes that all negative numbers are in 10's-complement form. Consider the addition $(+375) + (-240) = +135$, done in the signed-complement system:

$$0 \quad 375 + 9 \quad 760 \quad 0 \quad 135$$

The 9 in the leftmost position of the second number represents a minus, and 9760 is the 10's complement of 0240. The two numbers are added and the end carry is discarded to obtain +135. Of course, the decimal numbers inside the computer, including the sign digits, must be in BCD. The addition is done with BCD digits as described previously.

Practice Exercise 1.17

1. Find the BCD sum

1. $370 + (-250)$

Answer: 0120

1. $250 + (-370)$

Answer: 9880, -120

The subtraction of decimal numbers, either unsigned or in the signed-10's-complement system, is the same as in the binary case: Take the 10's

complement of the subtrahend and add it to the minuend. Many computers have special hardware to perform arithmetic calculations directly with decimal numbers in BCD. The user of the computer can specify programmed instructions to perform the arithmetic operation with decimal numbers directly, without having to convert them to binary.

Other Decimal Codes

Binary codes for decimal digits require a minimum of four bits per digit. Many different codes can be formulated by arranging four bits into 10 distinct combinations. BCD and three other representative codes are shown in [Table 1.5](#). Each code uses only 10 out of a possible 16 bit combinations that can be arranged with four bits. The other six unused combinations have no meaning and should be avoided.

Table 1.5 *Four Different Binary Codes for the Decimal Digits*

Decimal Digit	BCD 8421 2421 Excess-3 8, 4, -2, -1			
0	0000	0000	0011	0000
1	0001	0001	0100	0111
2	0010	0010	0101	0110
3	0011	0011	0110	0101

4	0100	0100	0111	0100
5	0101	1011	1000	1011
6	0110	1100	1001	1010
7	0111	1101	1010	1001
8	1000	1110	1011	1000
9	1001	1111	1100	1111
	1010	0101	0000	0001
	1011	0110	0001	0010
	1100	0111	0010	0011
Unused bit combinations	1101	1000	1101	1100
	1110	1001	1110	1101
	1111	1010	1111	1110

BCD and the 2421 code are examples of weighted codes. In a weighted code, each bit position is assigned a weighting factor in such a way that each digit can be evaluated by adding the weights of all the 1's in the coded combination. The BCD code has weights of 8, 4, 2, and 1, which correspond to the power-of-two values of each bit. The bit assignment

0110, for example, is interpreted by the weights to represent decimal 6 because $8 \times 0 + 4 \times 1 + 2 \times 1 + 1 \times 0 = 6$. The bit combination 1101, when weighted by the respective digits 2421, gives the decimal equivalent of $2 \times 1 + 4 \times 1 + 2 \times 0 + 1 \times 1 = 7$. Note that some digits can be coded in two possible ways in the 2421 code. For instance, decimal 4 can be assigned to bit combination 0100 or 1010, since both combinations add up to a total weight of 4.

BCD adders add BCD values directly, digit by digit, without converting the numbers to binary. However, it is necessary to add 6 to the result if it is greater than 9. BCD adders require significantly more hardware and no longer have a speed advantage of conventional binary adders [5].

The 2421 and the excess-3 codes are examples of self-complementing codes. Such codes have the property that the 9's complement of a decimal number is obtained directly by changing 1's to 0's and 0's to 1's (i.e., by complementing each bit in the pattern). For example, the codes in [Table 1.5](#) indicate that decimal 395 is represented in the excess-3 code as 0110 1100 1000. Its 9's complement, 604, is represented as 1001 0011 0111, which is obtained simply by complementing each bit of the code for 395 (as with the 1's complement of binary numbers).

The excess-3 code has been used in some older computers because of its self-complementing property. **Excess-3 is an unweighted code in which each coded combination is obtained from the corresponding binary value plus 3.** Note that the BCD code is not self-complementing.

The 8, 4, -2, -1 code is an example of assigning both positive and negative weights to a decimal code. In this case, the bit combination 0110 is interpreted as decimal 2 and is calculated from $8 \times 0 + 4 \times 1 + (-2) \times 1 + (-1) \times 0 = 2$.

Gray Code

The output data of many physical systems are quantities that are continuous. These data must be converted into digital form before they are applied to a digital system. Continuous or analog information is converted into digital form by means of an analog-to-digital converter. It is sometimes convenient to use the Gray code shown in [Table 1.6](#) to

represent digital data that have been converted from analog data. The advantage of the Gray code over the straight binary number sequence is that only one bit in the code group changes in going from one number to the next. For example, in going from 7 to 8, the Gray code changes from 0100 to 1100. Only the first bit changes, from 0 to 1; the other three bits remain the same. By contrast, with binary numbers the change from 7 to 8 will be from 0111 to 1000, which causes all four bits to change values.

Table 1.6 *Gray Code*

Gray Code Decimal Equivalent

0000	0
0001	1
0011	2
0010	3
0110	4
0111	5
0101	6
0100	7
1100	8

1101	9
1111	10
1110	11
1010	12
1011	13
1001	14
1000	15

The Gray code is used in applications in which the normal sequence of binary numbers generated by the hardware may produce an error or ambiguity during the transition from one number to the next. If binary numbers are used, a change, for example, from 0111 to 1000 may produce an intermediate erroneous number 1001 if the value of the rightmost bit takes longer to change than do the values of the other three bits. This could have serious consequences for the machine using the information. The Gray code eliminates this problem, since only one bit changes its value during any transition between two numbers.

A typical application of the Gray code is the representation of analog data by a continuous change in the angular position of a shaft. The shaft is partitioned into segments, and each segment is assigned a number. If adjacent segments are made to correspond with the Gray-code sequence, ambiguity is eliminated between the angle of the shaft and the value encoded by the sensor.

ASCII Character Code

Many applications of digital computers require the handling not only of numbers but also of other characters or symbols, such as the letters of the alphabet. For instance, consider a high-tech company with thousands of employees. To represent the names and other pertinent information, it is necessary to formulate a binary code for the letters of the alphabet. In addition, the same binary code must represent numerals and special characters (such as \$). An alphanumeric character set is a set of elements that includes the 10 decimal digits, the 26 letters of the alphabet, and a number of special characters. Such a set contains between 36 and 64 elements if only capital letters are included, or between 64 and 128 elements if both uppercase and lowercase letters are included. In the first case, we need a binary code of six bits, and in the second, we need a binary code of seven bits.

The standard binary code for the alphanumeric characters is the American Standard Code for Information Interchange (ASCII), which uses seven bits to code 128 characters, as shown in [Table 1.7](#). The seven bits of the code are designated by b1 through b7, with b7 being the most significant bit. The letter A, for example, is represented in ASCII as 1000001 (column 100, row 0001). The ASCII code also contains 94 graphic characters that can be printed and 34 nonprinting characters used for various control functions. The graphic characters consist of the 26 uppercase letters (A through Z), the 26 lowercase letters (a through z), the 10 numerals (0 through 9), and 32 special printable characters, such as %, *, and \$.

Table 1.7 *American Standard Code for Information Interchange (ASCII)*

b7b6b5

b4b3b2b1 000 001 010 011 100 101 110 111

0000	NUL	DLE	SP	0	@	P	'	p
0001	SOH	DC1	!	1	A	Q	a	q
0010	STX	DC2	"	2	B	R	b	r
0011	ETX	DC3	#	3	C	S	c	s
0100	EOT	DC4	\$	4	D	T	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BEL	ETB	'	7	G	W	g	w
1000	BS	CAN	(8	H	X	h	x
1001	HT	EM)	9	I	Y	i	y
1010	LF	SUB	*	:	J	Z	j	z
1011	VT	ESC	+	;	K	[k	5
1100	FF	FS	,	<	L		l	

1101 CR GS - = M] m 6

1110 SO RS . > N l n ~

1111 SI US / ? O - o DEL

Control Characters

NUL Null	DLE Data-link escape
SOH Start of heading	DC1 Device control 1
STX Start of text	DC2 Device control 2
ETX End of text	DC3 Device control 3
EOT End of transmission	DC4 Device control 4
ENQ Enquiry	NAK Negative acknowledge
ACK Acknowledge	SYN Synchronous idle
BEL Bell	ETB End-of-transmission block
BS Backspace	CAN Cancel
HT Horizontal tab	EM End of medium

LF	Line feed	SUB	Substitute
VT	Vertical tab	ESC	Escape
FF	Form feed	FS	File separator
CR	Carriage return	GS	Group separator
SO	Shift out	RS	Record separator
SI	Shift in	US	Unit separator
SP	Space	DEL	Delete

The 34 control characters are designated in the ASCII table with abbreviated names. They are listed again below the table with their functional names. The control characters are used for routing data and arranging the printed text into a prescribed format. There are three types of control characters: format effectors, information separators, and communication-control characters. Format effectors are characters that control the layout of printing. They include the familiar word processor and typewriter controls such as backspace (BS), horizontal tabulation (HT), and carriage return (CR). Information separators are used to separate the data into divisions such as paragraphs and pages. They include characters such as record separator (RS) and file separator (FS). The communication-control characters are useful during the transmission of text between remote devices so that it can be distinguished from other messages using the same communication channel before it and after it. Examples of communication-control characters are STX (start of text) and ETX (end of text), which are used to frame a text message transmitted through a communication channel.

ASCII is a seven-bit code, but most computers manipulate an eight-bit quantity as a single unit called a *byte*. Therefore, ASCII characters most often are stored one per byte. The extra bit is sometimes used for other purposes, depending on the application. For example, some printers recognize eight-bit ASCII characters with the most significant bit set to 0. An additional 128 eight-bit characters with the most significant bit set to 1 are used for other symbols, such as the Greek alphabet or italic type font.

Error-Detecting Code

To detect errors in data communication and processing, an eighth bit is sometimes added to the ASCII character to indicate its parity. A *parity bit* is an extra bit included with a message to make the total number of 1's either even or odd. Consider the following two characters and their even and odd parity:

With even parity With odd parity

ASCII A=1000001	01000001	11000001
-----------------	----------	----------

ASCII T=1010100	11010100	01010100
-----------------	----------	----------

In each case, we insert an extra bit in the leftmost position of the code to produce an even number of 1's in the character for even parity or an odd number of 1's in the character for odd parity. In general, one or the other parity is adopted, with even parity being more common.

The parity bit is helpful in detecting errors during the transmission of information from one location to another. This function is handled by generating an even parity bit at the sending end for each character. The eight-bit characters that include parity bits are transmitted to their destination. The parity of each character is then checked at the receiving end. If the parity of the received character is not even, then at least one bit has changed value during the transmission. This method detects one, three, or any odd combination of errors in each character that is transmitted. An

even combination of errors, however, goes undetected, and additional error detection codes may be needed to take care of that possibility.

What is done after an error is detected depends on the particular application. One possibility is to request retransmission of the message on the assumption that the error was random and will not occur again. Thus, if the receiver detects a parity error, it sends back the ASCII NAK (negative acknowledge) control character consisting of an even-parity eight bits 10010101. If no error is detected, the receiver sends back an ACK (acknowledge) control character, namely, 00000110. The sending end will respond to an NAK by transmitting the message again until the correct parity is received. If, after a number of attempts, the transmission is still in error, a message can be sent to the operator to check for malfunctions in the transmission path.

Practice Exercise 1.18

1. What is the even parity bit of A=0101100?

Answer: 1

1.8 BINARY STORAGE AND REGISTERS

The binary information in a digital computer must have a physical existence in some medium for storing individual bits. A *binary cell* is a device that possesses two stable states and is capable of storing one bit (0 or 1) of information. The input to the cell receives excitation signals that set it to one of the two states. The output of the cell is a physical quantity that distinguishes between the two states. The information stored in a cell is 1 when the cell is in one stable state and 0 when the cell is in the other stable state.

Registers

A *register* is a contiguous group of binary cells. A register with n cells can store any discrete quantity of information that contains n bits. The state of a register is an n -tuple of 1's and 0's, with each bit designating the state of one cell in the register. The content of a register is a function of the interpretation given to the information stored in it. Consider, for example, a 16-bit register with the following binary content:

1100001111001001

A register with 16 cells can be in one of 216 possible states. If one assumes that the content of the register represents a binary integer, then the register can store any binary number from 0 to $2^{16}-1$. For the particular example shown, the content of the register is the binary equivalent of the decimal number 50,121. If one assumes instead that the register stores alphanumeric characters of an eight-bit code, then the content of the register is any two meaningful characters. For the ASCII code with an even parity placed in the eighth most significant bit position, the register contains the two characters C (the leftmost eight bits) and I (the rightmost eight bits). If, however, one interprets the content of the register to be four decimal digits represented by a four-bit code, then the content of the register is a four-digit decimal number. In the excess-3 code, the register

holds the decimal number 9,096. The content of the register is meaningless in BCD, because the bit combination 1100 is not assigned to any decimal digit. From this example, it is clear that a register can store discrete elements of information and that the same bit configuration may be interpreted differently for different types of data depending on the application.

Register Transfer

A digital system is characterized by its registers and the components that perform data processing. In digital systems, a *register transfer* operation is a basic operation that consists of a transfer of binary information from one set of registers into another set of registers. The transfer may be direct, from one register to another, or may pass through data-processing circuits to perform an operation. [Figure 1.1](#) illustrates the transfer of information among registers and demonstrates pictorially the transfer of binary information from a keyboard into a register in the memory unit. The input unit is assumed to have a keyboard, a control circuit, and an input register. Each time a key is struck, the control circuit enters an equivalent eight-bit alphanumeric character code into the input register. We shall assume that the code used is the ASCII code with an odd-parity bit. The information from the input register is transferred into the eight least significant cells of a processor register. After every transfer, the input register is cleared to enable the control to insert a new eight-bit code when the keyboard is struck again. Each eight-bit character transferred to the processor register is preceded by a shift of the previous character to the next eight cells on its left. When a transfer of four characters is completed, the processor register is full, and its contents are transferred into a memory register. The content stored in the memory register shown in [Fig. 1.1](#) came from the transfer of the characters “J,” “O,” “H,” and “N” after the four appropriate keys were struck.




FIGURE 1.1

Transfer of information among registers

Description

To process discrete quantities of information in binary form, a computer must be provided with devices that hold the data to be processed and with circuit elements that manipulate individual bits of information. **The device most commonly used for holding data is a register.** Binary variables are manipulated by means of digital logic circuits. [Figure 1.2](#) illustrates the process of adding two 10-bit binary numbers. The memory unit, which normally consists of millions of registers, is shown with only three of its

registers. The part of the processor unit shown consists of three registers—*R1*, *R2*, and *R3*—together with digital logic circuits that manipulate the bits of *R1* and *R2* and transfer into *R3* a binary number equal to their arithmetic sum. Memory registers store information and are incapable of processing the two operands. However, the information stored in memory can be transferred to processor registers, and the results obtained in processor registers can be transferred back into a memory register for storage until needed again. The diagram shows the contents of two operands transferred from two memory registers into *R1* and *R2*. The digital logic circuits produce the sum, which is transferred to register *R3*. The contents of *R3* can now be transferred back to one of the memory registers.




FIGURE 1.2

Example of registers in binary information processing

[Description](#)

The last two examples demonstrated the information-flow capabilities of a digital system in a simple manner. The registers of the system are the basic elements for storing and holding the binary information. Digital logic circuits process the binary information stored in the registers. Digital logic circuits and registers are covered in [Chapters 2](#) through [6](#). The memory unit is explained in [Chapter 7](#). The description of register operations at the register transfer level and the design of digital systems are covered in [Chapter 8](#).

1.9 BINARY LOGIC

Binary logic deals with variables that take on two discrete values and with operations that assume logical meaning. The two values the variables assume may be called by different names (*true* and *false*, *yes* and *no*, etc.), but for our purpose, it is convenient to think in terms of bits and assign the values 1 and 0. The binary logic introduced in this section is equivalent to an algebra called Boolean algebra. The formal presentation of Boolean algebra is covered in more detail in [Chapter 2](#). The purpose of this section is to introduce Boolean algebra in a heuristic manner and relate it to digital logic circuits and binary signals.

Definition of Binary Logic

Binary logic consists of binary variables and a set of logical operations. The variables are designated by letters of the alphabet, such as A , B , C , x , y , z , etc., with each variable having two and only two distinct possible values: 1 and 0. There are three basic logical operations: AND, OR, and NOT. Each operation produces a binary result, denoted by z .

1. AND: This operation is represented by a dot or by the absence of an operator. For example, $x \cdot y = z$ or $xy = z$ is read “ x AND y is equal to z .” The logical operation AND is interpreted to mean that $z=1$ if and only if $x=1$ and $y=1$; otherwise $z=0$. (Remember that x , y , and z are binary variables and can be equal either to 1 or 0, and nothing else.) The result of the operation $x \cdot y$ is z .
2. OR: This operation is represented by a plus sign. For example, $x + y = z$ is read “ x OR y is equal to z ,” meaning that $z=1$ if $x=1$ or if $y=1$ or if both $x=1$ and $y=1$. If both $x=0$ and $y=0$, then $z=0$.
3. NOT: This operation is represented by a prime (sometimes by an overbar). For example, $x' = z$ (or $\overline{x} = z$) is read “not x is equal to z ,” meaning that z is what x is not. In other words, if $x=1$, then $z=0$, but if $x=0$, then $z=1$. The NOT operation is also referred to as the complement operation, since it changes a 1 to 0 and a 0 to 1, that is, the result of complementing 1 is 0, and vice versa.

Binary logic resembles binary arithmetic, and the operations AND and OR have similarities to multiplication and addition, respectively. In fact, the symbols used for AND and OR are the same as those used for multiplication and addition. However, **binary logic should not be confused with binary arithmetic**. One should realize that an arithmetic variable designates a number that may consist of many digits. A logic variable is always either 1 or 0. For example, in binary arithmetic, we have $1+1=10$ (read “one plus one is equal to 2”), whereas in binary logic, we have $1+1=1$ (read “one OR one is equal to one”).

For each combination of the values of x and y , there is a value of z specified by the definition of the logical operation. Definitions of logical operations may be listed in a compact form called *truth tables*. A truth table is a table of all possible combinations of the variables, showing the relation between the values that the variables may take and the result of the operation. The truth tables for the operations AND and OR with variables x and y are obtained by listing all possible values that the variables may have when combined in pairs. For each combination, the result of the operation is then listed in a separate row. The truth tables for AND, OR, and NOT are given in [Table 1.8](#). These tables clearly demonstrate the definition of the operations.

Table 1.8 *Truth Tables of Logical Operations*

AND		OR		NOT	
x	y	$x \cdot y$	$x + y$	x	x'
0	0	0	0	0	1
0	1	0	1	1	0

1 0 0 1 0 1

1 1 1 1 1 1

Logic Gates

Logic gates are electronic circuits that operate on one or more physical input signals to produce an output signal. Electrical signals such as voltages or currents exist as analog signals having values over a given continuous range, say, 0–3 V, but in a digital system these voltages are interpreted to be either of two recognizable values, 0 or 1. Voltage-operated logic circuits respond to two separate voltage levels that represent a binary variable equal to logic 1 or logic 0. For example, a particular digital system may define logic 0 as a signal equal to 0 V and logic 1 as a signal equal to 3 V. In practice, each voltage level has an acceptable range, as shown in [Fig. 1.3](#). The input terminals of digital circuits accept binary signals within the allowable range and respond at the output terminals with binary signals that fall within the specified range. The intermediate region between the allowed regions is crossed only during a state transition. Any desired information for computing or control can be operated on by passing binary signals through various combinations of logic gates, with each signal representing a particular binary variable. When the physical signal is in a particular range it is interpreted to be either a 0 or a 1.




FIGURE 1.3

Signal levels for binary logic values

The graphic symbols used to designate the three types of gates are shown in [Fig. 1.4](#). The gates are blocks of hardware that produce the equivalent of logic-1 or logic-0 output signals if input logic requirements are satisfied. The input signals x and y in the AND and OR gates may exist in one of four possible states: 00, 10, 11, or 01. These input signals are shown in [Fig. 1.5](#) together with the corresponding output signal for each gate. The timing diagrams illustrate the idealized response of each gate to the four input signal combinations. The horizontal axis of the timing diagram represents the time, and the vertical axis shows the signal as it changes between the two possible voltage levels. In reality, the transitions between logic values occur quickly, but not instantaneously. The low level represents logic 0 and the high level logic 1. The AND gate responds with a logic 1 output signal when both input signals are logic 1. The OR gate responds with a logic 1 output signal if any input signal is logic 1. The NOT gate is commonly referred to as an *inverter*. The reason for this name is apparent from the signal response in the timing diagram, which shows

that the output signal inverts the logic sense of the input signal.




FIGURE 1.4

Symbols for digital logic circuits

Description




FIGURE 1.5

Input–output signals for gates

Description

AND and OR gates may have more than two inputs. An AND gate with three inputs and an OR gate with four inputs are shown in [Fig. 1.6](#). The three-input AND gate responds with logic 1 output if all three inputs are logic 1. The output produces logic 0 if any input is logic 0. The four-input OR gate responds with logic 1 if any input is logic 1; its output becomes logic 0 only when all inputs are logic 0.




FIGURE 1.6

Gates with multiple inputs

PROBLEMS

(Answers to problems marked with *appear at the end of the text.)

1. 1.1 (a) List the octal and hexadecimal numbers from 1410 to 3210. Using A and B for the last two digits, list the numbers from 810 to 2810 in base 12.
2. 1.2* What is the exact number of bytes in a system that contains (a) 32K bytes, (b) 64M bytes, and (c) 6.4G bytes?
3. 1.3 Convert the following numbers with the indicated bases to decimal:
 1. (a)* $(4310)_5$
 2. (b)* $(198)_{12}$
 3. (c) $(445)_8$
 4. (d) $(345)_6$
4. 1.4 What is the largest binary number that can be expressed with 16 bits? What are the equivalent decimal and hexadecimal numbers?
5. 1.5* Determine the base of the numbers in each case for the following operations to be correct:
 1. (a) $14/2=5$
 2. (b) $56/4=15$
 3. (c) $32+12=28$.
6. 1.6* The solutions to the quadratic equation $x^2-11x+22=0$ are $x=3$ and $x=6$. What is the base of the numbers?
7. 1.7* Convert the hexadecimal number 64CD to binary, and then convert it from binary to octal.

8. 1.8 Convert the decimal number 431 to binary in two ways: (a) convert directly to binary; (b) convert first to hexadecimal and then from hexadecimal to binary. Which method is faster?
9. 1.9 Express the following numbers in decimal:
 1. (a)* $(10110.0101)_2$
 2. (b)* $(16.5)_{16}$
 3. (c)* $(26.24)_8$
 4. (d) $(DABA.B)_{16}$
 5. (e) $(1011.1001)_2$
10. 1.10 Convert the following binary numbers to hexadecimal and to decimal: (a) 1.10010 (b) 110.010. Explain why the decimal answer in (b) is four times that in (a).
11. 1.11 Perform the following division in binary: $111011 \div 101$.
12. 1.12* Add and multiply the following numbers without converting them to decimal:
 1. (a) Binary numbers 1011 and 101.
 2. (b) Hexadecimal numbers 2E and 34.
13. 1.13 Do the following conversion problems:
 1. (a) Convert decimal 27.315 to binary.
 2. (b) Calculate the binary equivalent of $2/3$ out to eight places. Then convert from binary to decimal. How close is the result to $2/3$?
 3. (c) Convert the binary result in (b) into hexadecimal. Then convert the result to decimal. Is the answer the same?
14. 1.14 Obtain the 1's and 2's complements of the following binary numbers:

1. (a) 10010000
 2. (b) 00000000
 3. (c) 11011010
 4. (d) 10101010
 5. (e) 10100101
 6. (f) 11111111.
15. 1.15 Find the 9's and the 10's complement of the following decimal numbers:
1. (a) 25,478,036
 2. (b) 63, 325, 600
 3. (c) 25,000,000
 4. (d) 00,000,000.
16. 1.16
1. (a) Find the 16's complement of C3AF.
 2. (b) Convert C3AF to binary.
 3. (c) Find the 2's complement of the result in (b).
 4. (d) Convert the answer in (c) to hexadecimal and compare with the answer in (a).
17. 1.17 Perform subtraction on the given unsigned numbers using the 10's complement of the subtrahend. Where the result should be negative, find its 10's complement and affix a minus sign. Verify your answers.
1. (a) 6,473–5,297
 2. (b) 125–1,800

3. (c) $1,076 - 3,217$
 4. (d) $1,631 - 745$
18. 1.18 Perform subtraction on the given unsigned binary numbers using the 2's complement of the subtrahend. Where the result should be negative, find its 2's complement and affix a minus sign.
1. (a) $10011 - 10010$
 2. (b) $100010 - 100110$
 3. (c) $1001 - 110101$
 4. (d) $101000 - 10101$
19. 1.19* The following decimal numbers are shown in signed-magnitude form: +9,286 and +801. Convert them to signed-10's-complement form and perform the following operations (note that the sum is +10,627 and requires five digits and a sign).
1. (a) $(+9,286) + (+801)$
 2. (b) $(+9,286) + (-801)$
 3. (c) $(-9,286) + (+801)$
 4. (d) $(-9,286) + (-801)$
20. 1.20 Convert decimal +49 and +29 to binary, using the signed-2's-complement representation and enough digits to accommodate the numbers. Then perform the binary equivalent of $(+29) + (-49)$, $(-29) + (+49)$, and $(-29) + (-49)$. Convert the answers back to decimal and verify that they are correct.
21. 1.21 If the numbers $(+9,742)_{10}$ and $(+641)_{10}$ are in signed-magnitude format, their sum is $(+10,383)_{10}$ and requires five digits and a sign. Convert the numbers to signed-10's-complement form and find the following sums:
1. (a) $(+9,742) + (+641)$

2. (b) $(+9,742)+(-641)$
 3. (c) $(-9,742)+(+641)$
 4. (d) $(-9,742)+(-641)$
22. 1.22 Convert decimal 6,514 and 3,274 to both BCD and ASCII codes. For ASCII, an even parity bit is to be appended at the left.
 23. 1.23 Represent the unsigned decimal numbers 791 and 658 in BCD, and then show the steps necessary to form their sum.
 24. 1.24 Formulate a weighted binary code for the decimal digits, using the following weights:
 1. (a)* 6, 3, 1, 1
 2. (b) 6, 4, 2, 1
 25. 1.25 Represent the decimal number 6,428 in (a) BCD, (b) excess-3 code, (c) 2421 code, and (d) 6311 code.
 26. 1.26 Find the 9's complement of the decimal number 6,248 and express it in 2421 code. Show that the result is the 1's complement of the answer to (c) in [Problem 1.25](#). This demonstrates that the 2421 code is self-complementing.
 27. 1.27 Assign a binary code in some orderly manner to the 52 playing cards. Use the minimum number of bits.
 28. 1.28 Write the expression "G. Boole" in ASCII, using an eight-bit code. Include the period and the space. Treat the leftmost bit of each character as a parity bit. Each eight-bit code should have odd parity. (George Boole was a 19th-century mathematician. Boolean algebra, introduced in the next chapter, bears his name.)
 29. 1.29* Decode the following ASCII code:
 - 1010011 1110100 1100101 1110110 1100101 0100000 1001010
1101111 1100010 1110011
 30. 1.30 The following is a string of ASCII characters whose bit patterns

have been converted into hexadecimal for compactness: 73 F4 E5 76 E5 4A EF 62 73. Of the eight bits in each pair of digits, the leftmost is a parity bit. The remaining bits are the ASCII code.

1. (a) Convert the string to bit form and decode the ASCII.
 2. (b) Determine the parity used: odd or even?
31. 1.31 * How many printing characters are there in ASCII? How many of them are special characters (not letters or numerals)?
32. 1.32* What bit must be complemented to change an ASCII letter from capital to lowercase and vice versa?
33. 1.33* The state of a 12-bit register is 100010010111. What is its content if it represents
1. (a) Three decimal digits in BCD?
 2. (b) Three decimal digits in the excess-3 code?
 3. (c) Three decimal digits in the 84-2-1 code?
 4. (d) A binary number?
34. 1.34
1. (a) List the ASCII code for the 10 decimal digits with an even parity bit in the leftmost position.
 2. (b) Repeat (a) with odd parity.

REFERENCES

- 1. Cavanagh, J. J. 1984. *Digital Computer Arithmetic*. New York: McGraw-Hill.
- 2. Mano, M. M. 1988. *Computer Engineering: Hardware Design*. Englewood Cliffs, NJ: Prentice-Hall.
- 3. Nelson, V. P., H. T. Nagle, J. D. Irwin, and B. D. Carroll. 1997. *Digital Logic Circuit Analysis and Design*. Upper Saddle River, NJ: Prentice Hall.
- 4. Schmid, H. 1974. *Decimal Computation*. New York: John Wiley.
- 5. Katz, R. H. and Borriello, G. 2004. *Contemporary Logic Design*, 2nd ed., Upper Saddle River, NJ: Prentice-Hall.

WEB SEARCH TOPICS

- 2's complement
- ASCII
- BCD addition
- BCD code
- Binary addition
- Binary codes
- Binary logic
- Binary numbers
- Computer arithmetic
- Error correction
- Excess-3 code
- Gray code
- Logic gate
- Parity bit
- Radix complement
- Shaft encoder
- Storage register

Chapter 2 Boolean Algebra and Logic Gates

CHAPTER OBJECTIVES

1. Gain a basic understanding of postulates used to form algebraic structures.
2. Understand the Huntington Postulates.
3. Understand the basic theorems and postulates of Boolean algebra.
4. Know how to develop a logic diagram from a Boolean function; know how to derive a Boolean function from a logic diagram.
5. Know how to apply DeMorgan's theorems.
6. Know how to express a Boolean function as a truth table; know how to derive a Boolean function from a truth table.
7. Know how to express a Boolean function as a sum of minterms and as a product of maxterms.
8. Be able to convert from a sum of minterms to a product of maxterms, and vice versa.
9. Be able to form a two-level gate structure from a Boolean function in sum of products form; know how to form a two-level gate structure from a Boolean function in product of sums form.
10. Be able to implement a Boolean function with NAND and inverter gates; know how to implement a Boolean function with NOR and inverter gates.

2.1 INTRODUCTION

The cost of circuits that implement binary logic in all of today's digital devices and computers is an important factor addressed by designers—be they computer engineers, electrical engineers, or computer scientists.

Finding simpler and cheaper, but equivalent, realizations of a circuit can reap huge payoffs in reducing the overall cost of the design. Mathematical methods that simplify circuits rely primarily on Boolean algebra.

Therefore, this chapter provides a basic vocabulary and a brief foundation in Boolean algebra that will enable you to optimize simple circuits and to understand the purpose of algorithms used by software tools to optimize complex circuits involving millions of logic gates.

2.2 BASIC DEFINITIONS

Boolean algebra, like any other deductive mathematical system, may be defined with a set of elements, a set of operators, and a number of unproved axioms or postulates. A *set* of elements is any collection of objects, usually having a common property. If S is a set, and x and y are certain objects, then the notation $x \in S$ means that x is a member of the set S , and $y \notin S$ means that y is not an element of S . A set with a denumerable number of elements is specified by braces: $A = \{ 1, 2, 3, 4 \}$ indicates that the elements of set A are the numbers 1, 2, 3, and 4. A *binary operator* defined on a set S of elements is a rule that assigns, to each pair of elements from S , a unique element from S . As an example, consider the relation $a * b = c$. We say that $*$ is a binary operator if it specifies a rule for finding c from the pair (a, b) and also if $a, b, c \in S$. However, $*$ is not a binary operator if $a, b \in S$ and if $c \notin S$.

The postulates of a mathematical system form the basic assumptions from which it is possible to deduce the rules, theorems, and properties of the system. The most common postulates used to formulate various algebraic structures are as follows:

1. *Closure*. A set S is *closed* with respect to a binary operator if, for every pair of elements of S , the binary operator specifies a rule for obtaining a unique element of S . For example, the set of natural numbers $N = \{ 1, 2, 3, 4, \dots \}$ is closed with respect to the binary operator $+$ by the rules of arithmetic addition, since, for any $a, b \in N$, there is a unique $c \in N$ such that $a + b = c$. The set of natural numbers is *not* closed with respect to the binary operator $-$ by the rules of arithmetic subtraction, because $2 - 3 = -1$ and $2, 3 \in N$, but $(-1) \notin N$.
2. *Associative law*. A binary operator $*$ on a set S is said to be *associative* whenever
$$(x * y) * z = x * (y * z) \text{ for all } x, y, z \in S$$
3. *Commutative law*. A binary operator $*$ on a set S is said to be *commutative* whenever

$$x * y = y * x \text{ for all } x, y \in S$$

4. Identity element. A set S is said to have an *identity* element with respect to a binary operation $*$ on S if there exists an element $e \in S$ with the property that

$$e * x = x * e = x \text{ for every } x \in S$$

Example: The element 0 is an identity element with respect to the binary operator $+$ on the set of integers $I = \{ \dots, -3, -2, -1, 0, 1, 2, 3, \dots \}$, since

$$x + 0 = 0 + x = x \text{ for any } x \in I$$

The set of natural numbers, N , has no identity element, since 0 is excluded from the set.

5. Inverse. A set S having the identity element e with respect to a binary operator $*$ is said to have an *inverse* whenever, for every $x \in S$, there exists an element $y \in S$ such that

$$x * y = e$$

Example: In the set of integers, I , and the operator $+$, with $e = 0$, the inverse of an element a is $(-a)$, since $a + (-a) = 0$.

6. Distributive law. If $*$ and \cdot are two binary operators on a set S , $*$ is said to be *distributive* over \cdot whenever

$$x * (y \cdot z) = (x * y) \cdot (x * z)$$

A *field* is an example of an algebraic structure. A field is a set of elements, together with two binary operators, each having properties 1 through 5 and both operators combining to give property 6. The set of real numbers, together with the binary operators $+$ and \cdot , forms the field of real numbers. The field of real numbers is the basis for arithmetic and ordinary algebra. The operators and postulates have the following meanings:

- The binary operator $+$ defines addition.
- The additive identity is 0.

- The additive inverse defines subtraction.
- The binary operator \cdot defines multiplication.
- The multiplicative identity is 1.
- For $a \neq 0$, the multiplicative inverse of $a = 1 / a$ defines division (i.e., $a \cdot 1 / a = 1$).
- The only distributive law applicable is that of \cdot over $+$:

$$a \cdot (b + c) = (a \cdot b) + (a \cdot c)$$

2.3 AXIOMATIC DEFINITION OF BOOLEAN ALGEBRA

In 1854, George Boole developed an algebraic system now called *Boolean algebra*. In 1938, Claude E. Shannon introduced a two-valued Boolean algebra called *switching algebra* that represented the properties of bistable electrical switching circuits. For the formal definition of Boolean algebra, we shall employ the postulates formulated by E. V. Huntington in 1904.

Boolean algebra is an algebraic structure defined by a set of elements, B , together with two binary operators, $+$ and \cdot , provided that the following (Huntington) postulates are satisfied:

1.
 1. The structure is closed with respect to the operator $+$.
 2. The structure is closed with respect to the operator \cdot .
2.
 1. The element 0 is an identity element with respect to $+$; that is, $x + 0 = 0 + x = x$.
 2. The element 1 is an identity element with respect to \cdot ; that is, $x \cdot 1 = 1 \cdot x = x$.
3.
 1. The structure is commutative with respect to $+$; that is, $x + y = y + x$.
 2. The structure is commutative with respect to \cdot ; that is, $x \cdot y = y \cdot x$.
4.
 1. The operator \cdot is distributive over $+$; that is, $x \cdot (y + z) = (x \cdot y) + (x \cdot z)$.

$$y) + (x \cdot z).$$

2. The operator $+$ is distributive over \cdot ; that is, $x + (y \cdot z) = (x + y) \cdot (x + z)$.
5. For every element $x \in B$, there exists an element $x' \in B$ (called the *complement* of x) such that (a) $x + x' = 1$ and (b) $x \cdot x' = 0$.
6. There exist at least two elements $x, y \in B$ such that $x \neq y$.

Comparing Boolean algebra with arithmetic and ordinary algebra (the field of real numbers), we note the following differences:

1. Huntington postulates do not include the associative law. However, this law holds for Boolean algebra and can be derived (for both operators) from the other postulates.
2. The distributive law of $+$ over \cdot (i.e., $x + (y \cdot z) = (x + y) \cdot (x + z)$) is valid for Boolean algebra, but not for ordinary algebra.
3. Boolean algebra does not have additive or multiplicative inverses; therefore, there are no subtraction or division operations.
4. Postulate 5 defines an operator called the *complement* that is not available in ordinary algebra.
5. Ordinary algebra deals with the real numbers, which constitute an infinite set of elements. Boolean algebra deals with the as yet undefined set of elements, B , but in the two-valued Boolean algebra defined next (and of interest in our subsequent use of that algebra), B is defined as a set with only two elements, 0 and 1.

Boolean algebra resembles ordinary algebra in some respects. The choice of the symbols $+$ and \cdot is intentional, to facilitate Boolean algebraic manipulations by persons already familiar with ordinary algebra. Although one can use some knowledge from ordinary algebra to deal with Boolean algebra, *the beginner must be careful not to substitute the rules of ordinary algebra where they are not applicable.*

It is important to distinguish between the elements of the set of an algebraic structure and the variables of an algebraic system. For example,

the elements of the field of real numbers are numbers, whereas variables such as a, b, c , etc., used in ordinary algebra, are symbols that *stand for* real numbers. Similarly, in Boolean algebra, one defines the elements of the set B , and variables such as x, y , and z are merely symbols that *represent* the elements. At this point, it is important to realize that, *in order to have a Boolean algebra, one must show that*

1. the elements of the set B ,
2. the rules of operation for the two binary operators, and
3. the set of elements, B , together with the two operators, satisfy the six Huntington postulates.

One can formulate many Boolean algebras, depending on the choice of elements of B and the rules of operation. In our subsequent work, **we deal only with a two-valued Boolean algebra** (i.e., a Boolean algebra with only two elements). Two-valued Boolean algebra has applications in set theory (the algebra of classes) and in propositional logic. Our interest here is in the application of Boolean algebra to gate-type circuits commonly used in digital devices and computers.

Two-Valued Boolean Algebra

A two-valued Boolean algebra is defined on a set of two elements, $B = \{ 0, 1 \}$, with rules for the two binary operators $+$ and \cdot as shown in the following operator tables (the rule for the complement operator is for verification of postulate 5):

x	$yx \cdot yx$			$yx + yxx'$		
0	0	0	0	0	0	0 1
0	1	0	0	1	1	1 0

1 0 0 1 0 1

1 1 1 1 1 1

These rules are exactly the same as the AND, OR, and NOT operations, respectively, defined in [Table 1.8](#). We must now show that the Huntington postulates are valid for the set $B = \{ 0, 1 \}$ and the two binary operators $+$ and \cdot .

1. That the structure is *closed* with respect to the two operators is obvious from the tables, since the result of each operation is either 1 or 0 and $1, 0 \in B$.

2. From the tables, we see that

$$1. \quad 0 + 0 = 0 \quad 0 + 1 = 1 + 0 = 1;$$

$$2. \quad 1 \cdot 1 = 1 \quad 1 \cdot 0 = 0 \cdot 1 = 0.$$

This establishes the two *identity elements*, 0 for $+$ and 1 for \cdot , as defined by postulate 2.

3. The *commutative* laws are obvious from the symmetry of the binary operator tables.

- 4.

1. The *distributive* law $x \cdot (y + z) = (x \cdot y) + (x \cdot z)$ can be shown to hold from the operator tables by forming a truth table of all possible values of x, y , and z . For each combination, we derive $x \cdot (y + z)$ and show that the value is the same as the value of $(x \cdot y) + (x \cdot z)$:

x

$$x \ y \ z \quad y + z \quad x \cdot (y + z) \quad x \cdot y \quad x \cdot z \quad (x \cdot y) + (x \cdot z)$$

0 0 0	0	0	0	0	0
0 0 1	1	0	0	0	0
0 1 0	1	0	0	0	0
0 1 1	1	0	0	0	0
1 0 0	0	0	0	0	0
1 0 1	1	1	0	1	1
1 1 0	1	1	1	0	1
1 1 1	1	1	1	1	1

2. The *distributive* law of $+$ over \cdot can be shown to hold by means of a truth table similar to the one in part (a).

5. From the complement table, it is easily shown that

1. $x + x' = 1$, since $0 + 0' = 0 + 1 = 1$ and $1 + 1' = 1 + 0 = 1$.

2. $x \cdot x' = 0$, since $0 \cdot 0' = 0 \cdot 1 = 0$ and $1 \cdot 1' = 1 \cdot 0 = 0$.

Thus, postulate 5 is verified.

6. Postulate 6 is satisfied because the two-valued Boolean algebra has two elements, 1 and 0, with $1 \neq 0$.

We have just established a two-valued Boolean algebra having a set of two elements, 1 and 0, two binary operators with rules equivalent to the AND and OR operations, and a complement operator equivalent to the NOT operator. Thus, Boolean algebra has been defined in a formal mathematical

manner and has been shown to be equivalent to the binary logic presented heuristically in [Section 1.9](#). The heuristic presentation is helpful in understanding the application of Boolean algebra to gate-type circuits. The formal presentation is necessary for developing the theorems and properties of the algebraic system. The two-valued Boolean algebra defined in this section is also called “switching algebra” by engineers. To emphasize the similarities between two-valued Boolean algebra and other binary systems, that algebra was called “binary logic” in [Section 1.9](#). From here on, we shall drop the adjective “two-valued” from Boolean algebra in subsequent discussions.

2.4 BASIC THEOREMS AND PROPERTIES OF BOOLEAN ALGEBRA

Duality

In [Section 2.3](#), the Huntington postulates were listed in pairs and designated by part (a) and part (b). One part may be obtained from the other if the binary operators and the identity elements are interchanged. This important property of Boolean algebra is called the *duality principle* and states that every algebraic expression deducible from the postulates of Boolean algebra remains valid if the operators and identity elements are interchanged. In a two-valued Boolean algebra, the identity elements and the elements of the set B are the same: 1 and 0. The duality principle has many applications. If the *dual* of an algebraic expression is desired, we simply interchange OR and AND operators and replace 1's by 0's and 0's by 1's.

Basic Theorems

[Table 2.1](#) lists six theorems of Boolean algebra and four of its postulates. The notation is simplified by omitting the binary operator whenever doing so does not lead to confusion. The theorems and postulates listed are the most basic relationships in Boolean algebra. The theorems, like the postulates, are listed in pairs; each relation is the dual of the one paired with it. The postulates are basic axioms of the algebraic structure and need no proof. *The theorems must be proven from the postulates.* Proofs of the theorems with one variable are presented next. At the right is listed the number of the postulate, which justifies that particular step of the proof.

Table 2.1 *Postulates and*

Theorems of Boolean Algebra

Postulate 2 (a) $x + 0 = x$ (b) $x \cdot 1 = x$

Postulate 5 (a) $x + x' = 1$ (b) $x \cdot x' = 0$

Theorem 1 (a) $x + x = x$ (b) $x \cdot x = x$

Theorem 2 (a) $x + 1 = 1$ (b) $x \cdot 0 = 0$

Theorem 3,
involution $(x')' = x$

Postulate 3,
commutative (a) $x + y = y + x$ (b) $xy = yx$

Theorem 4,
associative (a) $x + (y + z) = (x + y) + z$ (b) $x(yz) = (xy)z$

Postulate 4,
distributive (a) $x(y + z) = xy + xz$ (b) $x + yz = (x + y)(x + z)$

Theorem 5,
DeMorgan (a) $(x + y)' = x'y'$ (b) $(xy)' = x' + y'$

Theorem 6,
absorption (a) $x + xy = x$ (b) $x(x + y) = x$

THEOREM 1(a): $x + x = x$.

Statement	Justification
$x + x = (x + x) \cdot 1$	postulate 2(b)
$= (x + x) (x + x')$	5(a)
$= x + x x'$	4(b)
$= x + 0$	5(b)
$= x$	2(a)

THEOREM 1(b): $x \cdot x = x$.

Statement	Justification
-----------	---------------

$x \cdot x = x x + 0$	postulate 2(a)
$= x x + x x'$	5(b)
$= x (x + x')$	4(a)
$= x \cdot 1$	5(a)
$= x$	2(b)

Note that theorem 1(b) is the dual of theorem 1(a) and that each step of the

proof in part (b) is the dual of its counterpart in part (a). Any dual theorem can be similarly derived from the proof of its corresponding theorem.

THEOREM 2(a): $x + 1 = 1$.

Statement	Justification
$x + 1 = 1 \cdot (x + 1)$	postulate 2(b)
$= (x + x') (x + 1)$	5(a)
$= x + x' \cdot 1$	4(b)
$= x + x'$	2(b)
$= 1$	5(a)

THEOREM 2(b): $x \cdot 0 = 0$ by duality.

THEOREM 3: $(x')' = x$. From postulate 5, we have $x + x' = 1$ and $x \cdot x' = 0$, which together define the complement of x . The complement of x' is x and is also $(x')'$. Therefore, since the complement is unique, we have $(x')' = x$. The theorems involving two or three variables may be proven algebraically from the postulates and the theorems that have already been proven. Take, for example, the absorption theorem:

THEOREM 6(a): $x + xy = x$.

Statement	Justification
$x + xy = x \cdot 1 + xy$	postulate 2(b)

$$= x (1 + y) \quad 4(a)$$

$$= x (y + 1) \quad 3(a)$$

$$= x \cdot 1 \quad \text{theorem 2(a)}$$

$$= x \quad 2(b)$$

THEOREM 6(b): $x (x + y) = x$ by duality.

The theorems of Boolean algebra can be proven by means of truth tables. In truth tables, both sides of the relation are checked to see whether they yield identical results for all possible combinations of the variables involved. The following truth table verifies the first absorption theorem:

$x \ y \ xy \ x + xy$

0 0 0 0

0 1 0 0

1 0 0 1

1 1 1 1

The algebraic proofs of the associative law and DeMorgan's theorem are long and will not be shown here. However, their validity is easily shown with truth tables. For example, the truth table for the first DeMorgan's theorem, $(x + y) ' = x ' y '$, is as follows:

$$xyx + y(x + y)'x'y'x'y'$$

$$\begin{array}{ccccc} 00 & 0 & 1 & 1 & 1 & 1 \end{array}$$

$$\begin{array}{ccccc} 01 & 1 & 0 & 1 & 0 & 0 \end{array}$$

$$\begin{array}{ccccc} 10 & 1 & 0 & 0 & 1 & 0 \end{array}$$

$$\begin{array}{ccccc} 11 & 1 & 0 & 0 & 0 & 0 \end{array}$$

Operator Precedence

The operator precedence for evaluating Boolean expressions is (1) parentheses, (2) NOT, (3) AND, and (4) OR. In other words, expressions inside parentheses must be evaluated before all other operations. The next operation that holds precedence is the complement, and then follows the AND and, finally, the OR. As an example, consider the truth table for one of DeMorgan's theorems. The left side of the expression is $(x + y)'$. Therefore, the expression inside the parentheses is evaluated first and the result then complemented. The right side of the expression is $x'y'$, so the complement of x and the complement of y are both evaluated first and the result is then ANDed. Note that in ordinary arithmetic, the same precedence holds (except for the complement) when multiplication and addition are replaced by AND and OR, respectively.

Practice Exercise 2.1

Using the basic theorems and postulates of Boolean algebra, simplify the following Boolean expression: $F = x'y'z + xy'z + x'y'z + x'y'z$.

Answer: $F = z$

Practice Exercise 2.2

Develop a truth table for the Boolean expression $F = x' y' z$.

Answer:

x	y	z	F
-----	-----	-----	-----

0	0	0	0
---	---	---	---

0	0	1	1
---	---	---	---

0	1	0	0
---	---	---	---

0	1	1	0
---	---	---	---

1	0	0	0
---	---	---	---

1	0	1	0
---	---	---	---

1	1	0	0
---	---	---	---

1	1	1	0
---	---	---	---

2.5 BOOLEAN FUNCTIONS

Boolean algebra is an algebra that deals with binary variables and logic operations. A Boolean function described by an algebraic expression consists of binary variables, the constants 0 and 1, and the logic operation symbols. For a given value of the binary variables, the function can be equal to either 1 or 0. As an example, consider the Boolean function

$$F_1 = x + y'z$$

The function F_1 is equal to 1 if x is equal to 1 or if both y' and z are equal to 1. F_1 is equal to 0 otherwise. The complement operation dictates that when $y' = 1$, $y = 0$. Therefore, $F_1 = 1$ if $x = 1$ or if $y = 0$ and $z = 1$. A Boolean function expresses the logical relationship between binary variables and is evaluated by determining the binary value of the expression for all possible values of the variables.

A Boolean function can be represented in a truth table. The number of rows in the truth table is 2^n , where n is the number of variables in the function. The binary combinations for the truth table are obtained from the binary numbers by counting from 0 through $2^n - 1$. [Table 2.2](#) shows the truth table for the function F_1 . There are eight possible binary combinations for assigning bits to the three variables x , y , and z . The column labeled F_1 contains either 0 or 1 for each of these combinations. The table shows that the function is equal to 1 when $x = 1$ or when $yz = 01$ and is equal to 0 otherwise.

Table 2.2 Truth Tables for F_1 and F_2

x	y	z	F_1	F_2
-----	-----	-----	-------	-------

0	0	0	0	0
---	---	---	---	---

0 0 1 1 1

0 1 0 0 0

0 1 1 0 1

1 0 0 1 1

1 0 1 1 1

1 1 0 1 0

1 1 1 1 0

A Boolean function can be transformed from an algebraic expression into a circuit diagram composed of logic gates connected in a particular structure. The logic-circuit diagram (also called a schematic) for F_1 is shown in [Fig. 2.1](#). There is an inverter for input y to generate its complement. There is an AND gate for the term $y'z$ and an OR gate that combines x with $y'z$. In logic-circuit diagrams, the variables of the function are taken as the inputs of the circuit and the binary variable F_1 is taken as the output of the circuit. The schematic expresses the relationship between the output of the circuit and its inputs. Rather than listing each combination of inputs and outputs, it indicates how to compute the logic value of each output from the logic values of the inputs.




FIGURE 2.1

Logic diagram for the Boolean function $F_1 = x + y'z$

There is only one way that a Boolean function can be represented in a truth table. However, when the function is in algebraic form, it can be expressed in a variety of ways, all of which have equivalent logic. The particular expression used to represent the function will dictate the interconnection of gates in the logic-circuit diagram. Conversely, the interconnection of gates will dictate the logic expression. Here is a key fact that motivates our use of Boolean algebra: By manipulating a Boolean expression according to the rules of Boolean algebra, it is sometimes possible to obtain a simpler expression for the same function and thus reduce the number of gates in the circuit and the number of inputs to the gate. Designers are motivated to reduce the complexity and number of gates because their effort can significantly reduce the cost of a circuit. Consider, for example, the following Boolean function:

$$F_2 = x'y'z + x'yz + xy'$$

A schematic of an implementation of this function with logic gates is shown in [Fig. 2.2\(a\)](#). Input variables x and y are complemented with inverters to obtain x' and y' . The three terms in the expression are implemented with three AND gates. The OR gate forms the logical OR of the three terms. The truth table for F_2 is listed in [Table 2.2](#). The function is equal to 1 when $xyz = 001$ or 011 or when $xy = 10$ (irrespective of the value of z) and is equal to 0 otherwise. This set of conditions produces four 1's and four 0's for F_2 .





FIGURE 2.2

Implementation of Boolean function F_2 with gates

Now consider the possible simplification of the function by applying some of the identities of Boolean algebra:

$$F_2 = x'y'z + x'yz + xy' = x'z(y' + y) + xy' = x'z + xy'$$

The function is reduced to only two terms and can be implemented with gates as shown in [Fig. 2.2\(b\)](#). It is obvious that the circuit in (b) is simpler than the one in (a), yet both implement the same function. By means of a truth table, it is possible to verify that the two expressions are equivalent. The simplified expression is equal to 1 when $xz = 01$ or when $xy = 10$.

This produces the same four 1's in the truth table. Since both expressions produce the same truth table, they are equivalent. Therefore, the two circuits have the same outputs for all possible binary combinations of inputs of the three variables. Each circuit implements the same identical function, but the one with fewer gates and fewer inputs to gates is preferable because it requires fewer wires and components. In general, there are many equivalent representations of a logic function. Finding the most economic representation of the logic is an important design task.

Algebraic Manipulation

When a Boolean expression is implemented with logic gates, each term requires a gate and each variable within the term designates an input to the gate. We define a *literal* to be a single variable within a term, in complemented or uncomplemented form. The function of [Fig. 2.2\(a\)](#) has three terms and eight literals, and the one in [Fig. 2.2\(b\)](#) has two terms and four literals. By reducing the number of terms, the number of literals, or both in a Boolean expression, it is often possible to obtain a simpler circuit. The manipulation of Boolean algebra consists mostly of reducing an expression for the purpose of obtaining a simpler circuit. Functions of up to five variables can be simplified by the map method described in the next chapter. For complex Boolean functions and many different outputs, designers of digital circuits use computer minimization programs that are capable of producing optimal circuits with millions of logic gates. The concepts introduced in this chapter provide the framework for those tools. The only manual method available is a cut-and-try procedure employing the basic relations and other manipulation techniques that become familiar with use, but remain, nevertheless, subject to human error. The examples that follow illustrate the algebraic manipulation of Boolean algebra to acquaint the reader with this important design task.

EXAMPLE 2.1

Simplify the following Boolean expressions to a minimum number of literals.

$$1. \ x (x' + y) = x x' + x y = 0 + x y = x y .$$

2. $x + x' y = (x + x') (x + y) = 1 (x + y) = x + y .$
3. $(x + y) (x + y') = x + x y + x y' + y y' = x (1 + y + y') = x .$
4.
$$\begin{aligned} x y + x' z + y z &= x y + x' z + y z (x + x') &&= x y \\ &+ x' z + x y z + x' y z &&= x y (1 + z) + x' z (1 + y) \\ &&&= x y + x' z . \end{aligned}$$
5. $(x + y) (x' + z) (y + z) = (x + y) (x' + z) ,$ by duality from function 4.

Expressions 1 and 2 are the dual of each other and use dual expressions in corresponding steps. An easier way to simplify function 3 is by means of postulate 4(b) from [Table 2.1](#): $(x + y) (x + y') = x + y y' = x .$ The fourth expression illustrates the fact that an increase in the number of literals sometimes leads to a simpler final expression. Expression 5 is not minimized directly, but can be derived from the dual of the steps used to derive expression 4. Expressions 4 and 5 are together known as the *consensus theorem*.

Complement of a Function

The complement of a function F is F' and is obtained from an interchange of 0's for 1's and 1's for 0's in the value of F . The complement of a function may be derived algebraically through DeMorgan's theorems, listed in [Table 2.1](#) for two variables. DeMorgan's theorems can be extended to three or more variables. The three-variable form of the first DeMorgan's theorem is derived as follows, from postulates and theorems listed in [Table 2.1](#):

$$\begin{aligned} (A + B + C)' &= (A + x)' \text{ let } B + C = x &&= A' x' \\ \text{by theorem 5 (a) (DeMorgan)} &&&= A' (B + C)' \\ \text{substitute } B + C = x &&&= A' (B' C') \text{ by theorem 5 (a)} \\ \text{(DeMorgan)} &&&= A' B' C' \text{ by theorem 4 (b) (} \\ \text{associative)} &&& \end{aligned}$$

DeMorgan's theorems for any number of variables resemble the two-variable case in form and can be derived by successive substitutions similar to the method used in the preceding derivation. These theorems can

be generalized as follows:

$$(A + B + C + D + \dots + F)' = A' B' C' D' \dots F'$$

$$(A B C D \dots F)' = A' + B' + C' + D' + \dots + F'$$

The generalized form of DeMorgan's theorems states that the complement of a function is obtained by interchanging AND and OR operators and complementing each literal.

EXAMPLE 2.2

Find the complement of the functions $F_1 = x' y z' + x' y' z$ and $F_2 = x (y' z' + y z)$. By applying DeMorgan's theorems as many times as necessary, the complements are obtained as follows:

$$\begin{aligned} F_1' &= (x' y z' + x' y' z)' = (x' y z')' (x' y' z)' = (x + y' + z) (x + y + z') \\ F_2' &= [x (y' z' + y z)]' = x' + (y' z' + y z)' \\ &= x' + (y' z')' (y z)' = x' + (y + z) (y' + z') \\ &= x' + y z' + y' z \end{aligned}$$

A simpler procedure for deriving the complement of a function is to take the dual of the function and complement each literal. This method follows from the generalized forms of DeMorgan's theorems. Remember that the dual of a function is obtained from the interchange of AND and OR operators and 1's and 0's.

■

EXAMPLE 2.3

Find the complement of the functions F_1 and F_2 of [Example 2.2](#) by taking their duals and complementing each literal.

$$1. F_1 = x' y z' + x' y' z.$$

The dual of F_1 is $(x' + y + z') (x' + y' + z)$.

Complement each literal: $(x + y' + z)(x + y + z') = F 1'$.

2. $F 2 = x(y'z' + yz)$.


The dual of $F 2$ is $x + (y' + z')(y + z)$.

Complement each literal: $x' + (y + z)(y' + z') = F 2'$. ■

Practice Exercise 2.3

Draw a logic diagram for the Boolean function $F = x'y + xy'$.

Answer:



[Description](#)

Practice Exercise 2.4

What Boolean expression is implemented by the following logic diagram?




FIGURE PE2.4

Description

Answer:

$$F = (x'y + xy')' = (x'y)'(xy')' = (x + y')(x' + y) = xx' + xy + y'x' + yy' = xy + x'y'$$

Practice Exercise 2.5

What truth table is implemented by the logic diagram in [Fig. PE 2.4](#)?

Answer:

$x \ y \ F$

0 0 1

0 1 0

1 0 0

1 1 1

Practice Exercise 2.6

Find the complement of the Boolean function $F = A' B C' + A' B' C$.

Answer: $F' = A + B C + B' C'$

2.6 CANONICAL AND STANDARD FORMS

Minterms and Maxterms

A binary variable may appear either in its normal form (x) or in its complement form (x'). Now consider two binary variables x and y combined with an AND operation. Since each variable may appear in either form, there are four possible combinations: $x'y'$, $x'y$, xy' , and xy . Each of these four AND terms is called a *minterm*, or a *standard product*. In a similar manner, n variables can be combined to form 2^n minterms. The 2^n different minterms may be determined by a method similar to the one shown in [Table 2.3](#) for three variables. The binary numbers from 0 to $2^n - 1$ are listed under the n variables. Each minterm is obtained from an AND term of the n variables, with each variable being primed if the corresponding bit of the binary number is a 0 and unprimed if a 1. A symbol for each minterm is also shown in the table and is of the form m_j , where the subscript j denotes the decimal equivalent of the binary number of the minterm designated.

Table 2.3 *Minterms and Maxterms for Three Binary Variables*

Minterms		Maxterms	
x	y	Term	Designation
x'	y'	z'	

$$x' y' z'$$

0 0 1	$x' y' z$	m 1	$x + y + z'$	M 1
0 1 0	$x' y z'$	m 2	$x + y' + z$	M 2
0 1 1	$x' y z$	m 3	$x + y' + z'$	M 3
1 0 0	$x y' z'$	m 4	$x' + y + z$	M 4
1 0 1	$x y' z$	m 5	$x' + y + z'$	M 5
1 1 0	$x y z'$	m 6	$x' + y' + z$	M 6
1 1 1	xyz	m 7	$x' + y' + z'$	M 7

In a similar fashion, n variables forming an OR term, with each variable being primed or unprimed, provide 2^n possible combinations, called *maxterms*, or *standard sums*. The eight maxterms for three variables, together with their symbolic designations, are listed in [Table 2.3](#). Any 2^n maxterms for n variables may be determined similarly. It is important to note that (1) each maxterm is obtained from an OR term of the n variables, with each variable being unprimed if the corresponding bit is a 0 and primed if a 1, and (2) each maxterm is the complement of its corresponding minterm and vice versa.

A Boolean function can be expressed algebraically from a given truth table by forming a minterm for each combination of the variables that produces a 1 in the function and then taking the OR of all those terms. For example, the function f_1 in [Table 2.4](#) is determined by expressing the combinations 001, 100, and 111 as $x' y' z$, $x y' z'$, and xyz , respectively. Since each one of these minterms results in $f_1 = 1$, we have

Table 2.4 *Functions of Three Variables*

x y z Function f 1 Function f 2

0 0 0 0 0

0 0 1 1 0

0 1 0 0 0

0 1 1 0 1

1 0 0 1 0

1 0 1 0 1

1 1 0 0 1

1 1 1 1 1

$$f_1 = x' y' z + x y' z' + x y z = m_1 + m_4 + m_7$$

Similarly, it may be easily verified that

$$f_2 = x' y z + x y' z + x y z' + x y z = m_3 + m_5 + m_6 + m_7$$

These examples demonstrate an important property of Boolean algebra:
Any Boolean function can be expressed as a sum of minterms (with “sum”

meaning the ORing of terms).

Now consider the complement of a Boolean function. It may be read from the truth table by forming a minterm for each combination that produces a 0 in the function and then ORing those terms. The complement of f_1 is read as

$$f_1' = x'y'z' + x'yz' + x'yz + xy'z + xyz'$$

If we take the complement of f_1' , we obtain the function f_1 :

$$f_1 = (x + y + z)(x + y' + z)(x + y' + z')(x' + y + z')(x' + y' + z) \\ = M_0 \cdot M_2 \cdot M_3 \cdot M_5 \cdot M_6$$

Similarly, it is possible to read the expression for f_2 from the table:

$$f_2 = (x + y + z)(x + y + z')(x + y' + z)(x' + y + z) = M_0 M_1 M_2 M_4$$

These examples demonstrate a second property of Boolean algebra: Any Boolean function can be expressed as a product of maxterms (with “product” meaning the ANDing of terms). The procedure for obtaining the product of maxterms directly from the truth table is as follows: Form a maxterm for each combination of the variables that produces a 0 in the function, and then form the AND of all those maxterms. **Boolean functions expressed as a sum of minterms or product of maxterms are said to be in canonical form.**

Sum of Minterms

Previously, we stated that, for n binary variables, one can obtain 2^n distinct minterms and that any Boolean function can be expressed as a sum of minterms. **The minterms whose sum defines the Boolean function are those that give the 1's of the function in a truth table.** Since the function can be either 1 or 0 for each minterm, and since there are 2^n minterms, one can calculate all the functions that can be formed with n variables to be 2^{2^n} . It is sometimes convenient to express a Boolean function in its sum-of-minterms form. If the function is not in this form, it can be made so by first expanding the expression into a sum of AND

terms. Each term is then inspected to see if it contains all the variables. If it misses one or more variables, it is ANDed with an expression such as $x + x'$, where x is one of the missing variables. The next example clarifies this procedure.

EXAMPLE 2.4

Express the Boolean function $F = A + B' C$ as a sum of minterms. The function has three variables: A , B , and C . The first term A is missing two variables; therefore,

$$A = A (B + B') = A B + A B'$$

This function is still missing one variable, so

$$A = A B (C + C') + A B' (C + C') = A B C + A B C' + A B' C + A B' C'$$

The second term $B' C$ is missing one variable; hence,

$$B' C = B' C (A + A') = A B' C + A' B' C$$

Combining all terms, we have

$$F = A + B' C = A B C + A B C' + A B' C + A B' C' + A' B' C$$

But $A B' C$ appears twice, and according to theorem 1 ($x + x = x$), it is possible to remove one of those occurrences. Rearranging the minterms in ascending order, we finally obtain

$$F = A' B' C + A B' C' + A B' C + A B C' + A B C = m_1 + m_4 + m_5 + m_6 + m_7$$

■

When a Boolean function is in its sum-of-minterms form, it is sometimes convenient to express the function in the following brief notation:

$$F(A, B, C) = \Sigma(1, 4, 5, 6, 7)$$

The summation symbol Σ stands for the ORing of terms; the numbers following it are the indices of the minterms of the function. The letters in parentheses following F form a list of the variables in the order taken when the minterm is converted to an AND term.

An alternative procedure for deriving the minterms of a Boolean function is to obtain the truth table of the function directly from the algebraic expression and then read the minterms from the truth table. Consider the Boolean function given in [Example 2.4](#):

$$F = A + B' C$$

The truth table shown in [Table 2.5](#) can be derived directly from the algebraic expression by listing the eight binary combinations under variables A , B , and C and inserting 1's under F for those combinations for which $A = 1$ or $B C = 01$. From the truth table, we can then read the five minterms of the function to be 1, 4, 5, 6, and 7.

Table 2.5 *Truth Table for* $F = A + B' C$

$A B C F$

0 0 0 0

0 0 1 1

0 1 0 0

0 1 1 0

1 0 0 1

1 0 1 1

1 1 0 1

1 1 1 1

Product of Maxterms

Each of the 2^n functions of n binary variables can be also expressed as a product of maxterms. To express a Boolean function as a product of maxterms, it must first be brought into a form of OR terms. This may be done by using the distributive law, $x + yz = (x + y)(x + z)$. Then any missing variable x in each OR term is ORed with xx' . The procedure is clarified in the following example.

EXAMPLE 2.5

Express the Boolean function $F = xy + x'z$ as a product of maxterms. First, convert the function into OR terms by using the distributive law, $x + yz = (x + y)(x + z)$:

$$F = xy + x'z = (xy + x')(xy + z) = (x + x')(y + x')(x + z)(y + z) = (x' + y)(x + z)(y + z)$$

The function has three variables: x , y , and z . Each OR term is missing one variable; therefore, we combine the AND of the missing term with its complement to the term where it is missing:

$$x' + y = x' + y + zz' = (x' + y + z)(x' + y + z') \quad x + z = x + z + yy' = (x + y + z)(x + y' + z) \\ y + z = y + z + xx' = (x + y + z)(x' + y + z)$$

Combining all the terms and removing those that appear more than once, we finally obtain

$$F = (x + y + z)(x + y' + z)(x' + y + z)(x' + y + z') = M_0 M_2 M_4 M_5$$

A convenient way to express this function is as follows:

$$F(x, y, z) = \Pi(0, 2, 4, 5)$$

The product symbol, Π , denotes the ANDing of maxterms; the numbers are the indices of the maxterms of the function.

■

Conversion between Canonical Forms

The complement of a function expressed as the sum of minterms equals the sum of minterms missing from the original function. This is because the original function is expressed by those minterms that make the function equal to 1, whereas its complement is a 1 for those minterms for which the function is a 0. As an example, consider the function

$$F(A, B, C) = \Sigma(1, 4, 5, 6, 7)$$

This function has a complement that can be expressed as

$$F'(A, B, C) = \Sigma(0, 2, 3) = m_0 + m_2 + m_3$$

Now, if we take the complement of F' by DeMorgan's theorem, we obtain F in a different form:

$$F = (m_0 + m_2 + m_3)' = m_0' \cdot m_2' \cdot m_3' = M_0 M_2 M_3 = \Pi(0, 2, 3)$$

The last conversion follows from the definition of minterms and maxterms as shown in [Table 2.3](#). From the table, it is clear that the following relation holds:

$$m_j' = M_j$$

That is, the **maxterm with subscript j is a complement of the minterm with the same subscript j and vice versa.**

The last example demonstrates the conversion between a function expressed in sum-of-minterms canonic form and its equivalent in product-of-maxterms form. A similar argument will show that the conversion between the product of maxterms and the sum of minterms is similar. We now state a general conversion procedure: To convert from one canonical form to another, interchange the symbols Σ and Π and list those numbers missing from the original form. In order to find the missing terms, one must realize that the total number of minterms or maxterms is 2^n , where n is the number of binary variables in the function.

A Boolean function can be converted from an algebraic expression to a product of maxterms by means of a truth table and the canonical conversion procedure. Consider, for example, the Boolean expression

$$F = x y + x' z$$

First, we derive the truth table of the function, as shown in [Table 2.6](#). The 1's under F in the table are determined from the combination of the variables for which $x y = 11$ or $x z = 01$. The minterms of the function are read from the truth table to be 1, 3, 6, and 7. The function expressed as a sum of minterms is

Table 2.6

Truth Table for $F = xy + x'z$

x	y	z	F	
0	0	0	0	Minterms
0	0	1	1	
0	1	0	0	
0	1	1	1	
1	0	0	0	Maxterms
1	0	1	0	
1	1	0	1	
1	1	1	1	

Description

$$F(x, y, z) = \Sigma(1, 3, 6, 7)$$

$$F(x, y, z) = m_1 + m_3 + m_6 + m_7 \quad F' = \Sigma(0, 2, 4, 5)$$

Since there is a total of eight minterms or maxterms in a function of three variables, we determine the missing terms to be 0, 2, 4, and 5. The function expressed as a product of maxterms is

$$F(x, y, z) = \Pi(0, 2, 4, 5)$$

the same answer as obtained in [Example 2.5](#).

Practice Exercise 2.7

Find a product of maxterms expression for $F(x, y, z) = \Sigma(1, 2, 3, 5, 7)$.

Answer: $F' = \Pi(0, 4, 6)$ and $F = (x + y + z)(x' + y + z)(x' + y' + z)$

Practice Exercise 2.8

Find a sum of minterms expression for $F = \Pi(1, 3, 4, 6)$.

Answer: $F(x, y, z) = \Sigma(0, 2, 5, 7) = x'y'z' + x'yz' + x'y'z + xyz$

Practice Exercise 2.9

Identify the minterms and maxterms of the truth table for F shown below.

$x \ y \ z \ F$

0 0 0 0

0 0 1 1

0 1 0 0

0 1 1 1

1 0 0 1

1 0 1 0

1 1 0 1

1 1 1 0

Answer: $F = \Sigma(1, 3, 4, 6) = \Pi(0, 2, 5, 7)$

Standard Forms

The two *canonical* forms of Boolean algebra are basic forms that one obtains from reading a given function from the truth table. These forms are very seldom the ones with the least number of literals, because each minterm or maxterm must contain, by definition, *all* the variables, either complemented or uncomplemented.

Another way to express Boolean functions is in *standard* form. In this configuration, the terms that form the function may contain one, two, or any number of literals. There are two types of standard forms: the sum of products and products of sums.

The *sum of products* is a Boolean expression containing AND terms, called *product terms*, with one or more literals each. The *sum* denotes the ORing of these terms. An example of a function expressed as a sum of products is

$$F 1 = y' + x y + x' y z'$$

The expression has three product terms, with one, two, and three literals. Their sum is, in effect, an OR operation.

The logic diagram of a sum-of-products expression consists of a group of AND gates followed by a single OR gate. This configuration pattern is shown in [Fig. 2.3\(a\)](#). Each product term requires an AND gate, except for a term with a single literal. The logic sum is formed with an OR gate whose inputs are the outputs of the AND gates and the single literal. It is assumed that the input variables are directly available in their complements, so inverters are not included in the diagram. This circuit configuration is referred to as a *two-level implementation*.




FIGURE 2.3

Two-level implementation

Description

A *product of sums* is a Boolean expression containing OR terms, called *sum terms*. Each term may have any number of literals. The *product* denotes the ANDing of these terms. An example of a function expressed as a product of sums is

$$F_2 = x (y' + z) (x' + y + z')$$

This expression has three sum terms, with one, two, and three literals. The product is an AND operation. The use of the words *product* and *sum* stems from the similarity of the AND operation to the arithmetic product (multiplication) and the similarity of the OR operation to the arithmetic sum (addition). The gate structure of the product-of-sums expression consists of a group of OR gates for the sum terms (except for a single literal), followed by an AND gate, as shown in [Fig. 2.3\(b\)](#). **This standard type of expression results in a two-level structure of gates.**

A Boolean function may be expressed in a nonstandard form. For example, the function

$$F_3 = A B + C (D + E)$$

is neither in sum-of-products nor in product-of-sums form. The implementation of this expression is shown in [Fig. 2.4\(a\)](#) and requires two AND gates and two OR gates. There are three levels of gating in this

circuit. It can be changed to a standard form by using the distributive law to remove the parentheses:




FIGURE 2.4

Three- and two-level implementation

Description

$$F_3 = AB + C(D + E) = AB + CD + CE$$

The sum-of-products expression is implemented in [Fig. 2.4\(b\)](#). In general, a two-level implementation is preferred because it produces the least amount of delay through the gates when the signal propagates from the inputs to the output. However, the number of inputs to a given gate might not be practical.

Practice Exercise 2.10

Express the Boolean function $F = A + B' C + A D$ as a sum of minterms.

Answer: $F = \Sigma(2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$

Practice Exercise 2.11

Express the Boolean function $F = x' y + x z$ as a product of maxterms.


Answer: $F = (x + y + z)(x + y + z')(x' + y + z)(x$

$$' + y + z')$$

Practice Exercise 2.12

Draw a two-level logic diagram to implement the Boolean function $F = B C' + A B + A C D$.

Answer:



[Description](#)

2.7 OTHER LOGIC OPERATIONS

When the binary operators AND and OR are placed between two variables, x and y , they form two Boolean functions, $x \cdot y$ and $x + y$, respectively. Previously we stated that there are 2^{2^n} functions for n binary variables. Thus, for two variables, $n = 2$, and the number of possible Boolean functions is 16. Therefore, the AND and OR functions are only 2 of a total of 16 possible functions formed with two binary variables. It would be instructive to find the other 14 functions and investigate their properties.

The truth tables for the 16 functions formed with two binary variables are listed in [Table 2.7](#). Each of the 16 columns, F_0 to F_{15} , represents a truth table of one possible function for the two variables, x and y . Note that the functions are determined from the 16 binary combinations that can be assigned to F . The 16 functions can be expressed algebraically by means of Boolean functions, as is shown in the first column of [Table 2.8](#). The Boolean expressions listed are simplified to their minimum number of literals.

Table 2.7 *Truth Tables for the 16 Functions of Two Binary Variables*

xy	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F	F
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
	00	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

```

0 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1
1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1
1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1

```

Table 2.8 *Boolean Expressions for the 16 Functions of Two Variables*

Boolean Functions	Operator Symbol	Name	Comments
$F_0 = 0$		Null	Binary constant 0
$F_1 = x y$	$x \cdot y$	AND	x and y
$F_2 = x y'$	x/y	Inhibition	x , but not y
$F_3 = x$		Transfer	x
$F_4 = x' y$	y/x	Inhibition	y , but not x
$F_5 = y$		Transfer	y

$F_6 = x y' + x' y$	$x \oplus y$	Exclusive-OR	x or y , but not both
$F_7 = x + y$	$x + y$	OR	x or y
$F_8 = (x + y)'$	$x \downarrow y$	NOR	Not-OR
$F_9 = x y + x' y' (x \oplus y)'$		Equivalence	x equals y
$F_{10} = y'$	y'	Complement	Not y
$F_{11} = x + y'$	$x \subset y$	Implication	If y , then x
$F_{12} = x'$	x'	Complement	Not x
$F_{13} = x' + y$	$x \supset y$	Implication	If x , then y
$F_{14} = (x y)'$	$x \uparrow y$	NAND	Not-AND
$F_{15} = 1$		Identity	Binary constant 1

Although each function can be expressed in terms of the Boolean operators AND, OR, and NOT, there is no reason one cannot assign special operator symbols for expressing the other functions. Such operator symbols are listed in the second column of [Table 2.8](#). However, of all the new symbols shown, only the exclusive-OR symbol, \oplus , is in common use by digital designers.

Each of the functions in [Table 2.8](#) is listed with an accompanying name and a comment that explains the function in some way. [1](#) The 16 functions

listed can be subdivided into three categories:

[1](#) The symbol \wedge is also used to indicate the exclusive-OR operator, e.g., $x \wedge y$. The symbol for the AND function is sometimes omitted from the product of two variables, e.g., xy .

1. Two functions that produce a constant 0 or 1.
2. Four functions with unary operations: complement and transfer.
3. Ten functions with binary operators that define eight different operations: AND, OR, NAND, NOR, exclusive-OR, equivalence, inhibition, and implication.

Constants for binary functions can be equal to only 1 or 0. The complement function produces the complement of each of the binary variables. A function that is equal to an input variable has been given the name *transfer*, because the variable x or y is transferred through the gate that forms the function without changing its value. Of the eight binary operators, two (inhibition and implication) are used by logicians, but are seldom used in computer logic. The AND and OR operators have been mentioned in conjunction with Boolean algebra. The other four functions are used extensively in the design of digital systems.

The NOR function is the complement of the OR function, and its name is an abbreviation of *not-OR*. Similarly, NAND is the complement of AND and is an abbreviation of *not-AND*. The exclusive-OR, abbreviated XOR, is similar to OR, but excludes the combination of *both* x and y being equal to 1; it holds only when x and y differ in value. (It is sometimes referred to as the binary difference operator.) Equivalence is a function that is 1 when the two binary variables are equal (i.e., when both are 0 or both are 1). The exclusive-OR and equivalence functions are the complements of each other. This can be easily verified by inspecting [Table 2.7](#): The truth table for exclusive-OR is F 6 and for equivalence is F 9, and these two functions are the complements of each other. For this reason, the equivalence function is called exclusive-NOR, abbreviated XNOR.

Boolean algebra, as defined in [Section 2.2](#), has two binary operators, which we have called AND and OR, and a unary operator, NOT (complement). From the definitions, we have deduced a number of properties of these operators and now have defined other binary operators

in terms of them. There is nothing unique about this procedure. We could have just as well started with the operator NOR (\downarrow), for example, and later defined AND, OR, and NOT in terms of it. There are, nevertheless, good reasons for introducing Boolean algebra in the way it has been introduced. The concepts of “and,” “or,” and “not” are familiar and are used by people to express everyday logical ideas. Moreover, the Huntington postulates reflect the dual nature of the algebra, emphasizing the symmetry of $+$ and \cdot with respect to each other.

2.8 DIGITAL LOGIC GATES

Since Boolean functions are expressed in terms of AND, OR, and NOT operations, it is easier to implement a Boolean function with these type of gates. Still, the possibility of constructing gates for the other logic operations is of practical interest. Factors to be weighed in considering the construction of other types of logic gates are (1) the feasibility and economy of producing the gate with physical components, (2) the possibility of extending the gate to more than two inputs, (3) the basic properties of the binary operator, such as commutativity and associativity, and (4) the ability of the gate to implement Boolean functions alone or in conjunction with other gates.

Of the 16 functions defined in [Table 2.8](#), two are equal to a constant and four are repeated. There are only 10 functions left to be considered as candidates for logic gates. Two—inhibition and implication—are not commutative or associative and thus are impractical to use as standard logic gates. The other eight—complement, transfer, AND, OR, NAND, NOR, exclusive-OR, and equivalence—are used as standard gates in digital design.

The graphic symbols and truth tables of the eight gates are shown in [Fig. 2.5](#). Each gate has one or two binary input variables, designated by x and y , and one binary output variable, designated by F . The AND, OR, and inverter circuits were defined in [Fig. 1.6](#). The inverter circuit inverts the logic sense of a binary variable, producing the NOT, or complement, function. The small circle in the output of the graphic symbol of an inverter (referred to as a *bubble*) designates the logic complement. The triangle symbol by itself designates a buffer circuit. A buffer produces the *transfer* function, but does not produce a logic operation, since the binary value of the output is equal to the binary value of the input. This circuit is used for power amplification of the signal and is equivalent to two inverters connected in cascade.









Name	Graphic symbol	Algebraic function	Truth table															
AND		$F = x \cdot y$	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	x	y	F	0	0	0	0	1	0	1	0	0	1	1	1
x	y	F																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
OR		$F = x + y$	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	1
x	y	F																
0	0	0																
0	1	1																
1	0	1																
1	1	1																
Inverter		$F = x'$	<table><tr><th>x</th><th>F</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table>	x	F	0	1	1	0									
x	F																	
0	1																	
1	0																	
Buffer		$F = x$	<table><tr><th>x</th><th>F</th></tr><tr><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td></tr></table>	x	F	0	0	1	1									
x	F																	
0	0																	
1	1																	
NAND		$F = (xy)'$	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	x	y	F	0	0	1	0	1	1	1	0	1	1	1	0
x	y	F																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
NOR		$F = (x + y)'$	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	x	y	F	0	0	1	0	1	0	1	0	0	1	1	0
x	y	F																
0	0	1																
0	1	0																
1	0	0																
1	1	0																
Exclusive-OR (XOR)		$F = xy' + x'y$ $= x \oplus y$	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	x	y	F	0	0	0	0	1	1	1	0	1	1	1	0
x	y	F																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
Exclusive-NOR or equivalence		$F = xy + x'y'$ $= (x \oplus y)'$	<table><tr><th>x</th><th>y</th><th>F</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table>	x	y	F	0	0	1	0	1	0	1	0	0	1	1	1
x	y	F																
0	0	1																
0	1	0																
1	0	0																
1	1	1																

FIGURE 2.5

Digital logic gates

[Description](#)

The NAND function is the complement of the AND function, as indicated by a graphic symbol that consists of an AND graphic symbol followed by a small circle. The NOR function is the complement of the OR function and uses an OR graphic symbol followed by a small circle. NAND and NOR gates are used extensively as standard logic gates and are in fact far more popular than the AND and OR gates. This is because NAND and NOR gates are easily constructed with transistor circuits and because digital circuits can be easily implemented with them.

The exclusive-OR gate has a graphic symbol similar to that of the OR gate, except for the additional curved line on the input side. The equivalence, or exclusive-NOR, gate is the complement of the exclusive-OR, as indicated by the small circle on the output side of the graphic symbol.

Extension to Multiple Inputs

The gates shown in [Fig. 2.5](#)—except for the inverter and buffer—can be extended to have more than two inputs. A gate can be extended to have multiple inputs if the binary operation it represents is commutative and associative. The AND and OR operations, defined in Boolean algebra, possess these two properties. For the OR function, we have

$$x + y = y + x \quad (\text{commutative})$$

and

$$(x + y) + z = x + (y + z) = x + y + z \quad (\text{associative}),$$

which indicates that the gate inputs can be interchanged and that the OR function can be extended to three or more variables.

The NAND and NOR functions are commutative, and their gates can be extended to have more than two inputs, provided that the definition of the operation is modified slightly. The difficulty is that the NAND and NOR operators are not associative (i.e., $(x \downarrow y) \downarrow z \neq x \downarrow (y \downarrow z)$), as shown in [Fig. 2.6](#) and the following equations:




FIGURE 2.6

Demonstrating the nonassociativity of the NOR operator: $(x \downarrow y) \downarrow z \neq x \downarrow (y \downarrow z)$

Description

$$(x \downarrow y) \downarrow z = [(x + y)' + z]' = (x + y)z' = xz' + yz' \quad x \downarrow (y \downarrow z) = [x + (y + z)']' = x'(y + z) = x'y + x'z$$

To overcome this difficulty, we define the multiple NOR (or NAND) gate as a complemented OR (or AND) gate. Thus, by definition, we have

$$x \downarrow y \downarrow z = (x + y + z)' \quad x \uparrow y \uparrow z = (xyz)'$$

The graphic symbols for the three-input gates are shown in [Fig. 2.7](#). In writing cascaded NOR and NAND operations, one must use the correct parentheses to signify the proper sequence of the gates. To demonstrate this principle, consider the circuit of [Fig. 2.7\(c\)](#). The Boolean function for

the circuit must be written as




FIGURE 2.7

Multiple-input and cascaded NOR and NAND gates

Description

$$F = [(A B C)' (D E)']' = A B C + D E$$

The second expression is obtained from one of DeMorgan's theorems. It also shows that an expression in sum-of-products form can be implemented with NAND gates. (NAND and NOR gates are discussed further in [Section 3.6](#).)

The exclusive-OR and equivalence gates are both commutative and associative and can be extended to more than two inputs. However, multiple-input exclusive-OR gates are uncommon from the hardware standpoint. In fact, even a two-input function is usually constructed with other types of gates. Moreover, the definition of the function must be modified when extended to more than two variables. Exclusive-OR is an *odd* function (i.e., it is equal to 1 if the input variables have an odd number of 1's). The construction of a three-input exclusive-OR function is shown in [Fig. 2.8](#). This function is normally implemented by cascading two-input gates, as shown in (a). Graphically, it can be represented with a single three-input gate, as shown in (b). The truth table in (c) clearly indicates

that the output F is equal to 1 if only one input is equal to 1 or if all three inputs are equal to 1 (i.e., when the total number of 1's in the input variables is *odd*). (Exclusive-OR gates are discussed further in [Section 3.8](#).)




FIGURE 2.8

Three-input exclusive-OR gate

[Description](#)

Positive and Negative Logic

The binary signal at the inputs and outputs of any gate has one of two values, except during transition. One signal value represents logic 1 and the other logic 0. Since two signal values are assigned to two logic values, there exist two different assignments of signal level to logic value, as shown in [Fig. 2.9](#). The higher signal level is designated by H and the lower signal level by L . **Choosing the high-level H to represent logic 1 defines a positive logic system. Choosing the low-level L to represent logic 1 defines a negative logic system.** The terms *positive* and *negative* are somewhat misleading, since both signals may be positive or both may be negative. It is not the actual values of the signals that determine the type of logic, but rather the assignment of logic values to the relative amplitudes of the two signal levels.




FIGURE 2.9


Signal assignment and logic polarity

Description

Hardware digital gates are defined in terms of signal values such as H and L . It is up to the user to decide on a positive or negative logic polarity. Consider, for example, the electronic gate shown in [Fig. 2.10\(b\)](#). The truth table for this gate is listed in [Fig. 2.10\(a\)](#). It specifies the physical behavior of the gate when H is 3 V and L is 0 V. The truth table of [Fig. 2.10\(c\)](#) assumes a positive logic assignment, with $H = 1$ and $L = 0$. This truth table is the same as the one for the AND operation. The graphic symbol for a positive logic AND gate is shown in [Fig. 2.10\(d\)](#).

x	y	z
L	L	L
L	H	L
H	L	L
H	H	H

(a) Truth table with H and L



(b) Gate block diagram

x	y	z
0	0	0
0	1	0
1	0	0
1	1	1


(c) Truth table for positive logic



(d) Positive logic AND gate

x	y	z
1	1	1
1	0	1
0	1	1
0	0	0

(e) Truth table for negative logic



(f) Negative logic OR gate

FIGURE 2.10

Demonstration of positive and negative logic

[Description](#)

Now consider the negative logic assignment for the same physical gate with $L = 1$ and $H = 0$. The result is the truth table of [Fig. 2.10\(e\)](#). This


table represents the OR operation, even though the entries are reversed. The graphic symbol for the negative-logic OR gate is shown in [Fig. 2.10\(f\)](#). The small triangles in the inputs and output designate a *polarity indicator*, the presence of which along a terminal signifies that negative logic is assumed for the signal. Thus, the same physical gate can operate either as a positive-logic AND gate or as a negative-logic OR gate.

The conversion from positive logic to negative logic and vice versa is essentially an operation that changes 1's to 0's and 0's to 1's in both the inputs and the output of a gate. Since this operation produces the dual of a function, the change of all terminals from one polarity to the other results in taking the dual of the function. The upshot is that all AND operations are converted to OR operations (or graphic symbols) and vice versa. In addition, one must not forget to include the polarity-indicator triangle in the graphic symbols when negative logic is assumed. In this book, we will not use negative logic gates and will assume that all gates operate with a positive logic assignment.

Practice Exercise 2.13

Draw the logic diagram corresponding to the following Boolean expression without simplifying it: $F = D + B C + (D + C ') (A ' + C)$.

Answer:



[Description](#)

Practice Exercise 2.14

Implement the Boolean function $F = xz + x'z' + x'y$ with (a) NAND and inverter gates, and (b) NOR and inverter gates.

Answer:

$$F = xz + x'z' + x'y \quad F' = (xz)'(x'z')'(x'y)' = [(xz)' + y']' = (x' + z')' + (x + y')'$$

(a) Nand gates

(b) Nor gates

2.9 INTEGRATED CIRCUITS

An integrated circuit (IC) is fabricated on a die of a silicon semiconductor crystal, called a *chip*, containing the electronic components for constructing digital gates. The complex chemical and physical processes used to form a semiconductor circuit are not a subject of this book. The various gates are interconnected inside the chip to form the required circuit. The chip is mounted in a ceramic or plastic container, and connections are welded to external pins to form the integrated circuit. The number of pins may range from 14 on a small IC package to several thousands on a larger package. Each IC has a numeric designation printed on the surface of the package for identification. Vendors provide data books, catalogs, and Internet websites that contain descriptions and information about the ICs they manufacture.

Levels of Integration

Digital ICs are often categorized according to the complexity of their circuits, as measured by the number of logic gates in a single package. The differentiation between those chips that have a few internal gates and those having hundreds of thousands of gates is made by customary reference to a package as being either a small-, medium-, large-, very large-scale, or ultra large-scale integration device.

Small-scale integration (SSI) devices contain several independent gates in a single package. The inputs and outputs of the gates are connected directly to the pins in the package. The number of gates is usually fewer than 10 and is limited by the number of pins available in the IC.

Medium-scale integration (MSI) devices have a complexity of approximately 10 to 1,000 gates in a single package. They usually perform specific elementary digital operations. MSI digital functions are introduced in [Chapter 4](#) as decoders, adders, and multiplexers and in [Chapter 6](#) as registers and counters.

Large-scale integration (LSI) devices contain thousands of gates in a single package. They include digital systems such as processors, memory

chips, and programmable logic devices. Some LSI components are presented in [Chapter 7](#).

Very large-scale integration (VLSI) and Ultra large-scale integration (ULSI) devices now contain millions of gates within a single package, with ULSI circuits having over one-million transistors. Examples are large memory arrays and complex microcomputer chips. Because of their small size and low cost, VLSI devices have revolutionized the computer system design technology, giving the designer the capability to create structures that were previously uneconomical to build.

Digital Logic Families

Digital integrated circuits are classified not only by their complexity or logical operation, but also by the specific circuit technology to which they belong. The circuit technology is referred to as a *digital logic family*. Each logic family has its own basic electronic circuit upon which more complex digital circuits and components are developed. The basic circuit in each technology is a NAND, NOR, or inverter gate. The electronic components employed in the construction of the basic circuit are usually used to name the technology. Many different logic families of digital integrated circuits have been introduced commercially. The following are the most popular:

TTL transistor–transistor logic;

ECL emitter-coupled logic;

MOS metal–oxide semiconductor;

CMOS complementary metal–oxide semiconductor.

TTL is a logic family that has been in use for 50 years and is considered to be standard. ECL has an advantage in systems requiring high-speed operation. MOS is suitable for circuits that need high component density,

and CMOS is preferable in systems requiring low power consumption, such as digital cameras, personal media players, and other handheld portable devices. Low power consumption is essential for VLSI design; therefore, CMOS has become the dominant logic family, while TTL and ECL continue to decline in use. The most important parameters distinguishing logic families are listed below; CMOS integrated circuits are discussed briefly in the appendix.

Fan-out specifies the number of standard loads that the output of a typical gate can drive without impairing its normal operation. A standard load is usually defined as the amount of current needed by an input of another similar gate in the same family.

Fan-in is the number of inputs available in a gate.

Power dissipation is the power consumed by the gate that must be available from the power supply.

Propagation delay is the average transition delay time for a signal to propagate from input to output. For example, if the input of an inverter switches from 0 to 1, the output will switch from 1 to 0, but after a time determined by the propagation delay of the device. The operating speed is inversely proportional to the propagation delay.

Noise margin is the maximum external noise voltage added to an input signal that does not cause an undesirable change in the circuit output.

Computer-Aided Design of VLSI Circuits

Integrated circuits having submicron geometric features are manufactured by optically projecting patterns of light onto silicon wafers. Prior to exposure, the wafers are coated with a photoresistive material that either hardens or softens when exposed to light. Removing extraneous photoresist leaves patterns of exposed silicon. The exposed regions are then implanted with dopant atoms to create a semiconductor material having the electrical properties of transistors and the logical properties of gates. The design process translates a functional specification or

description of the circuit (i.e., what it must do) into a physical specification or description (how it must be implemented in silicon).

The design of digital systems with VLSI circuits containing millions of transistors and gates is an enormous and formidable task. Systems of this complexity are usually impossible to develop and verify without the assistance of computer-aided design (CAD) tools, which consist of software programs that support computer-based representations of circuits and aid in the development of digital hardware by automating the design process. Electronic design automation (EDA) covers all phases of the design of integrated circuits. A typical design flow for creating VLSI circuits consists of a sequence of steps beginning with design entry (e.g., entering a schematic or a hardware description language-based model) and culminating with the generation of the database that contains the photomask used to fabricate the IC. There are a variety of options available for creating the physical realization of a digital circuit in silicon. The designer can choose between an application-specific integrated circuit (ASIC), a field-programmable gate array (FPGA), a programmable logic device (PLD), and a full-custom IC. With each of these devices comes a set of CAD tools that provide the necessary software to facilitate the hardware fabrication of the unit. Each of these technologies has a market niche determined by the size of the market and the unit cost of the devices that are required to implement a design.

Some CAD systems include an editing program for creating and modifying schematic diagrams on a computer screen. This process is called *schematic capture* or *schematic entry*. With the aid of menus, keyboard commands, and a mouse, a schematic editor can draw circuit diagrams of digital circuits on the computer screen. Components can be placed on the screen from a list in an internal library and can then be connected with lines that represent wires. The schematic entry software creates and manages a database containing the information produced with the schematic. Primitive gates and functional blocks have associated models that allow the functionality (i.e., logical behavior) and timing of the circuit to be verified. Verification is performed by applying inputs to the circuit and using a logic simulator to determine and display the outputs in text or waveform format.

An important development in the design of digital systems is the use of a hardware description language (HDL). Such a language resembles a

computer programming language, but is specifically oriented to describing digital hardware. It represents logic diagrams and other digital information in textual form to describe the functionality and structure of a circuit. Moreover, the HDL description of a circuit's functionality can be abstract, without reference to specific hardware, thereby freeing a designer to devote attention to higher level functional detail (e.g., under certain conditions the circuit must detect a particular pattern of 1's and 0's in a serial bit stream of data) rather than transistor-level detail. HDL-based models of a circuit or system are simulated to check and verify its functionality before it is submitted to fabrication, thereby reducing the risk and waste of manufacturing a circuit that fails to operate correctly. In tandem with the emergence of HDL-based design languages, tools have been developed to automatically and optimally synthesize the logic described by an HDL model of a circuit. These two advances in technology have led industry to an **almost total reliance on HDL-based synthesis tools and methodologies for the design of the circuits of complex digital systems**. Two HDLs—Verilog and VHDL—are widely used by design teams throughout the world, and are standards of the Institute of Electrical and Electronics Engineers (IEEE). Verilog and VHDL are introduced in [Section 3.9](#), and because of their importance, we include several exercises and design problems based on them throughout the book. Additionally, we introduce selected features of System Verilog, an important and more recent language, in [Chapter 8](#). Since Verilog is embedded in System Verilog we delay our presentation of System Verilog until a foundation has been laid in Verilog.

PROBLEMS

Answers to problems marked with * appear at the end of the text.

1. 2.1 Demonstrate the validity of the following identities by means of truth tables:

1. DeMorgan's theorem for three variables: $(x + y + z)' = x' y' z'$ and $(xyz)' = x' + y' + z'$

2. The distributive law: $x + yz = (x + y)(x + z)$

3. The distributive law: $x(y + z) = xy + xz$

4. The associative law: $x + (y + z) = (x + y) + z$

5. The associative law: $x(yz) = (xy)z$

2. 2.2 Simplify the following Boolean expressions to a minimum number of literals:

1. * $xy + xy'$

2. * $(x + y)(x + y')$

3. * $xyz + x'y + xyz'$

4. * $(x + y)'(x' + y)'$

5. $(a + b + c')(a'b' + c)$

6. $a'bc + abc' + abc + a'bc'$

3. 2.3 Simplify the following Boolean expressions to a minimum number of literals:

1. * $xyz + x'y + xyz'$

2. * $x'yz + xz$

3. $*(x + y)'(x' + y')$
4. $*xy + x(wz + wz')$
5. $*(yz' + x'w)(xy' + zw')$
6. $(x' + z')(x + y' + z')$

4. 2.4 Reduce the following Boolean expressions to the indicated number of literals:

1. $*x'z' + xyz + xz'$ to three literals
2. $*(x'y' + z)' + z + xy + wz$ to three literals
3. $*w'x(z' + y'z) + x(w + w'yz)$ to one literal
4. $*(w' + y)(w' + y')(w + x + y'z)$ to four literals
5. $wxy'z + w'xz + wxyz$ to two literals

5. 2.5 Draw logic diagrams of the circuits that implement the original and simplified expressions in [Problem 2.2 \(c\)](#), [\(e\)](#), and [\(f\)](#).

6. 2.6 Draw logic diagrams of the circuits that implement the original and simplified expressions in [Problem 2.3 \(a\)](#), [\(c\)](#), and [\(f\)](#).

7. 2.7 Draw logic diagrams of the circuits that implement the original and simplified expressions in [Problem 2.4 \(c\)](#), [\(d\)](#), and [\(e\)](#).

8. 2.8 Find the complement of $F = wx + yz$; then show that $FF' = 0$ and $F + F' = 1$.

9. 2.9 Find the complement of the following expressions:

1. $*xy' + x'y$
2. $(a + c)(a + b')(a' + b + c')$
3. $z + z'(v'w + xy)$

10. 2.10 Given the Boolean functions F_1 and F_2 , show that

1. The Boolean function $E = F_1 + F_2$ contains the sum of the minterms of F_1 and F_2 .
2. The Boolean function $G = F_1 F_2$ contains only the minterms that are common to F_1 and F_2 .

11. 2.11 List the truth table of the function:

1. $F = xy + xy' + y'z$
2. $F = ac + b'c'$

12. 2.12 We can perform logical operations on strings of bits by considering each pair of corresponding bits separately (called bitwise operation). Given two eight-bit strings $A = 10110001$ and $B = 10101100$, evaluate the eight-bit result after the following logical operations:

1. * AND
2. OR
3. * XOR
4. * NOT A
5. NOT B

13. 2.13 Draw logic diagrams to implement the following Boolean expressions:

1. $F = (u + x')(y' + z)$
2. $F = (u \oplus y)' + x$
3. $F = (u' + x')(y + z')$
4. $F = u(x \oplus z) + y'$
5. $F = u + yz + uxy$
6. $F = u + x + x'(u + y')$

14. 2.14 Implement the Boolean function

$$F = xy + x' y' + y' z$$

1. With AND, OR, and inverter gates.
2. * With OR and inverter gates.
3. With AND and inverter gates.
4. With NAND and inverter gates.
5. With NOR and inverter gates.

15. 2.15 * Simplify the following Boolean functions T 1 and T 2 to a minimum number of literals:

A B C T 1 T 2

0 0 0 1 0

0 0 1 1 0

0 1 0 1 0

0 1 1 0 1

1 0 0 0 1

1 0 1 0 1

1 1 0 0 1

1 1 1 0 1

16. 2.16 The logical sum of all minterms of a Boolean function of n variables is 1.

1. Prove the previous statement for $n = 3$.
2. Suggest a procedure for a general proof.

17. 2.17 Obtain the truth table for the following functions, and express each function in sum-of-minterms and product-of-maxterms form:

1. $(b + cd)(c + bd)$
2. $(cd + b'c + bd')(b + d)$
3. $(c' + d)(b + c')$
4. $bd' + acd' + ab'c + a'c'$

18. 2.18 For the Boolean function

$$F = xyz + x'y'z + w'xy + wx'y + wxy$$

1. Obtain the truth table of F .
2. Draw the logic diagram, using the original Boolean expression.
3. * Use Boolean algebra to simplify the function to a minimum number of literals.
4. Obtain the truth table of the function from the simplified expression and show that it is the same as the one in part (a).
5. Draw the logic diagram from the simplified expression, and compare the total number of gates with the diagram of part (b).

19. 2.19 * Express the following function as a sum of minterms and as a product of maxterms:

$$F(A, B, C, D) = B'D + A'D + BD$$

20. 2.20 Express the complement of the following functions in sum-of-minterms form:
1. $F(w, x, y, z) = \Sigma(2, 4, 6, 8, 12, 14)$
 2. $F(x, y, z) = \Pi(3, 5, 7)$
21. 2.21 Convert each of the following to the other canonical form:
1. $F(x, y, z) = \Sigma(1, 3, 5)$
 2. $F(A, B, C, D) = \Pi(3, 5, 8, 11)$
22. 2.22 * Convert each of the following expressions into sum of products and product of sums:
1. $(u + xw)(x + u'v)$
 2. $x' + x(x + y')(y + z')$
23. 2.23 Draw the logic diagram corresponding to the following Boolean expressions without simplifying them:
1. $BC' + ABC + ACD + BD$
 2. $(A + B)(C + D)(A' + B + D)$
 3. $(AB + A'B')(CD' + C'D)$
 4. $A + CD + (A + D')(B' + D)$
24. 2.24 Show that the dual of the exclusive-OR is equal to its complement.
25. 2.25 By substituting the Boolean expression equivalent of the binary operations as defined in [Table 2.8](#), show the following:
1. The inhibition operation is neither commutative nor associative.
 2. The exclusive-OR operation is commutative and associative.
26. 2.26 Show that a positive logic NAND gate is a negative logic NOR

gate and vice versa.

27. 2.27 Write the Boolean equations and draw the logic diagram of the circuit whose outputs are defined by the following truth table:

Table P2.27

f 1 f 2 a b c

1 1 0 0 0

0 1 0 0 1

1 0 0 1 0

1 1 0 1 1

1 0 1 0 0

0 1 1 0 1

1 0 1 1 1

28. 2.28 Write Boolean expressions and construct the truth tables describing the outputs of the circuits described by the logic diagrams in [Fig. P2.28](#).




FIGURE P2.28

Description

29. 2.29 Determine whether the following Boolean equation is true or false.

$$x' y' + x' z + x' z' = x' z' + y' z' + x' z$$

30. 2.30 Write the following Boolean expressions in sum of products form:

$$(b + d)(a' + b' + c)$$

31. 2.31 Write the following Boolean expression in product of sums form:

$$a' b + a' c' + a b c$$

32. 2.32 * By means of a timing diagram similar to [Fig. 1.5](#), show the signals of the outputs f and g in [Fig. P2.32](#) as functions of the three inputs a, b, and c. Use all eight possible combinations of a, b, and c.




FIGURE P2.32

33. 2.33 By means of a timing diagram similar to [Fig. 1.5](#), show the signals of the outputs *f* and *g* in [Fig. P2.33](#) as functions of the two inputs *a* and *b*. Use all four possible combinations of *a* and *b*.




FIGURE P2.33

REFERENCES

- 1. Boole, G. 1854. *An Investigation of the Laws of Thought*. New York: Dover.
- 2. Dietmeyer, D. L. 1988. *Logic Design of Digital Systems*, 3rd ed., Boston: Allyn and Bacon.
- 3. Huntington, E. V. Sets of independent postulates for the algebra of logic. *Trans. Am. Math. Soc.*, 5 (1904): 288–309.
- 4. *IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language*, Language Reference Manual (LRM), IEEE Std.1364-1995, 1996, 2001, 2005, The Institute of Electrical and Electronics Engineers, Piscataway, NJ.
- 5. *IEEE Standard VHDL Language Reference Manual* (LRM), IEEE Std. 1076-1987, 1988, The Institute of Electrical and Electronics Engineers, Piscataway, NJ.
- 6. Mano, M. M. and C. R. Kime. 2000. *Logic and Computer Design Fundamentals*, 2nd ed., Upper Saddle River, NJ: Prentice Hall.
- 7. Shannon, C. E. A symbolic analysis of relay and switching circuits. *Trans. AIEE*, 57 (1938): 713–723.

WEB SEARCH TOPICS

- Algebraic field
- Bipolar transistor
- Boolean algebra
- Boolean gates
- Boolean logic
- CMOS logic
- CMOS process
- Emitter-coupled logic
- Field-effect transistor
- Inertial delay
- Propagation delay
- Transport delay
- TTL logic

Chapter 3 Gate-Level Minimization

CHAPTER OBJECTIVES

1. Know how to derive and simplify a Karnaugh map for Boolean functions of 2, 3, and 4 variables.
2. Know how to derive the prime implicants of a Boolean function.
3. Know how to obtain the sum of products and the product of sums forms of a Boolean function directly from its Karnaugh map.
4. Know how to create the Karnaugh map of a Boolean function from its truth table.
5. Know how to use don't care conditions to simplify a Karnaugh map.
6. Know how to form a two-level NAND and a two-level NOR implementation of a Boolean function.
7. Know how to declare a Verilog module or a VHDL entity-architecture for a combinational logic circuit.
8. For a given logic diagram of a combinational circuit, know how to write a structural model of the circuit using (a) Verilog predefined primitives or (b) user-defined VHDL components.
9. Given a test bench, know how to draw the waveform of an input signal to the unit under test.

3.1 INTRODUCTION

Gate-level minimization is the design task of finding an optimal gate-level implementation of the Boolean functions describing a digital circuit. This task is well understood, but is difficult to execute by manual methods when the logic has more than a few inputs. Fortunately, this dilemma has been solved by computer-based logic synthesis tools that minimize a large set of Boolean equations efficiently and quickly. Nevertheless, it is important that a designer understands the underlying mathematical description and solution of the gate-level minimization problem. This chapter provides a foundation for your understanding of that important topic and will enable you to execute a manual design of simple circuits, preparing you for skilled use of modern design tools. The chapter will also introduce the role and use of hardware description languages in modern logic design methodology.

3.2 THE MAP METHOD

The complexity of the digital logic gates that implement a Boolean function is directly related to the complexity of the algebraic expression describing the function. Although the truth table representation of a function is unique, when it is expressed algebraically it can appear in many different, but equivalent, forms. Boolean expressions may be simplified by algebraic means as discussed in [Section 2.4](#). However, this procedure of minimization is awkward, because it lacks specific rules to predict each succeeding step in the manipulative process. The map method presented in this section provides a simple, straightforward procedure for minimizing Boolean functions. This method may be regarded as a pictorial form of a truth table. The map method is also known as the *Karnaugh map* or *K-map* method.

A K-map is a diagram made up of squares, with each square representing one minterm of the function that is to be minimized. Since any Boolean function can be expressed as a sum of minterms, it follows that a Boolean function is recognized graphically in the map from the area enclosed by those squares whose minterms are included in the function. In fact, the map presents a visual diagram of all possible ways a function may be expressed in standard form. By recognizing various patterns, the user can derive alternative algebraic expressions for the same function, from which the simplest can be selected.

The simplified expressions produced by the map are always in one of the two standard forms: sum of products or product of sums. **It will be assumed that the simplest algebraic expression is one that has a minimum number of terms with the smallest possible number of literals in each term.** This expression produces a circuit diagram with a minimum number of gates and the minimum number of inputs to each gate. We will see subsequently that the simplest expression is not unique: It is sometimes possible to find two or more expressions that satisfy the minimization criteria. In that case, either solution is satisfactory.

Two-Variable K-Map

The two-variable K-map is shown in [Fig. 3.1\(a\)](#). There are four minterms for two variables; hence, the map consists of four squares, one for each minterm. The map is redrawn in (b) to show the relationship between the squares and the two variables x and y . The 0 and 1 marked in each row and column designate the values of variables. Variable x appears primed in row 0 and unprimed in row 1. Similarly, y appears primed in column 0 and unprimed in column 1.




FIGURE 3.1

Two-variable K-map

Description

If we mark the squares whose minterms belong to a given function, the two-variable map becomes another useful way to represent any one of the 16 Boolean functions of two variables. As an example, the function xy is shown in [Fig. 3.2\(a\)](#). Since xy is equal to minterm m_3 , a 1 is placed inside the square that belongs to m_3 . Similarly, the function $x+y$ is represented in the map of [Fig. 3.2\(b\)](#) by three squares marked with 1's. These squares are found from the minterms of the function:

$$m_1 + m_2 + m_3 = x'y + xy' + xy = x + y$$




FIGURE 3.2

Representation of functions in the K-map

The three squares could also have been determined from the union of the squares of variable x in the second row and those of variable y in the second column, which encloses the area belonging to x or y . In each example, **the minterms at which the function is asserted are marked with a 1.**

Three-Variable K-Map

A three-variable K-map is shown in [Fig. 3.3](#). There are eight minterms for three binary variables; therefore, the map consists of eight squares. Note that the minterms are arranged, not in a binary sequence, but in a sequence similar to the Gray code ([Table 1.6](#)). The characteristic of this sequence is that **only one bit changes in value from one adjacent column to the next.** The map drawn in part (b) is marked with numbered minterms in each row and each column to show the relationship between the squares and the three variables. For example, the square assigned to m_5 corresponds to row 1 and column 01. When these two numbers are concatenated, they give the binary number 101, whose decimal equivalent is 5. Each cell of the map corresponds to a unique minterm, so another way of looking at square $m_5 = xy'z$ is to consider it to be in the row marked x and the column belonging to $y'z$ (column 01). Note that there are four squares in which each variable is equal to 1 and four in which each is equal to 0. The variable appears unprimed in the former four squares and

primed in the latter. For convenience, we write the variable with its letter symbol above or beside the four squares in which it is unprimed.




FIGURE 3.3

Three-variable K-map

Description

To understand the usefulness of the map in simplifying Boolean functions, we must recognize the basic property possessed by adjacent squares: **Any two adjacent squares in the map differ by only one variable**, which is primed in one square and unprimed in the other.¹ For example, m_5 and m_7 lie in two adjacent squares. Variable y is primed in m_5 and unprimed in m_7 , whereas the other two variables are the same in both squares. From the postulates of Boolean algebra, it follows that the sum of two minterms in adjacent squares can be simplified to a single product term consisting of only two literals. To clarify this concept, consider the sum of two adjacent squares such as m_5 and m_7 :

¹ Squares that are neighbors on a diagonal are not considered to be adjacent.

$$m_5 + m_7 = xy'z + xyz = xz(y' + y) = xz$$

Here, the two squares differ by the variable y , which can be removed when the sum of the two minterms is formed. Thus, any two minterms in adjacent squares (vertically or horizontally, but not diagonally, adjacent)

that are ORed together will cause a removal of the dissimilar variable. The next four examples explain the procedure for minimizing a Boolean function with a K-map.

EXAMPLE 3.1

Simplify the Boolean function

$$F(x, y, z) = \Sigma(2, 3, 4, 5)$$

First, a 1 is marked in each minterm square that represents the function. This is shown in [Fig. 3.4](#), in which the squares for minterms 010, 011, 100, and 101 are marked with 1's. The next step is to find possible adjacent squares. These are indicated in the map by two shaded rectangles, each enclosing two 1's. The upper right rectangle represents the area enclosed by $x'y$. This area is determined by observing that the two-square area is in row 0, corresponding to x' , and the last two columns, corresponding to y . Similarly, the lower left rectangle represents the product term xy' . (The second row represents x and the two left columns represent y' .) The sum of four minterms in the shaded squares can be replaced by a sum of only two product terms. The logical sum of these two product terms gives the simplified expression

$$F = x'y + xy'$$




FIGURE 3.4

Map for [Example 3.1](#), $F(x,y,z) = \Sigma(2,3,4,5) = x'y + xy'$

In certain cases, two squares in the map are considered to be adjacent even though they do not touch each other. In [Fig. 3.3\(b\)](#), m_0 is adjacent to m_2 and m_4 is adjacent to m_6 because their minterms differ by one variable. This difference can be readily verified algebraically:

$$m_0 + m_2 = x'y'z' + x'yz' = x'z'(y' + y) = x'z' \quad m_4 + m_6 = xy'z' + xyz' = xz'(y' + y) = xz'$$

Consequently, we must modify the definition of adjacent squares to include this and other similar cases. We do so by considering the map as being drawn on a surface in which the right and left edges touch each other to form adjacent squares.

EXAMPLE 3.2

Simplify the Boolean function

$$F(x, y, z) = \Sigma(3, 4, 6, 7)$$

The map for this function is shown in [Fig. 3.5](#). There are four squares marked with 1's, one for each minterm of the function. Two adjacent shaded squares in the third column are combined to give a two-literal term yz . The remaining two squares with 1's are also adjacent by the new definition. These two shaded squares, when combined, give the two-literal term xz' . The simplified function then becomes

$$F = yz + xz'$$




FIGURE 3.5

Map for [Example 3.2](#), $F(x,y,z)=\Sigma(3,4,6,7)=yz+xz'$

Consider now any combination of four adjacent squares in the three-variable map. Any such combination represents the logical sum of four minterms and results in an expression with only one literal. As an example, the logical sum of the four adjacent minterms 0, 2, 4, and 6 reduces to the single literal term z' :

$$m_0+m_2+m_4+m_6=x'y'z'+x'yz'+xy'z'+xyz' =x'z'(y'+y)+xz'(y'+y) =x'z'+xz'=(x'+x)z'=z'$$

The number of adjacent squares that may be combined must always represent a number that is a power of two, such as 1, 2, 4, and 8. As more adjacent squares are combined, we obtain a product term with fewer literals.

- One square represents one minterm, giving a term with three literals.
- Two adjacent squares represent a term with two literals.
- Four adjacent squares represent a term with one literal.
- Eight adjacent squares encompass the entire three-variable map and produce a function that is always equal to 1.

EXAMPLE 3.3

Simplify the Boolean function

$$F(x, y, z)=\Sigma(0, 2, 4, 5, 6)$$

The map for F is shown in [Fig. 3.6](#). First, we combine the four adjacent squares in the first and last columns to give the single literal term z' . The remaining single square, representing minterm 5, is combined with an adjacent square that has already been used once. This is not only permissible but also rather desirable, because the two adjacent squares

give the two-literal term xy' and the single square represents the three-literal minterm $xy'z$. The simplified function is

$$F = z' + xy'$$




FIGURE 3.6

Map for [Example 3.3](#), $F(x,y,z) = \Sigma(0,2,4,5,6) = z' + xy'$

Description

If a function is not expressed in sum-of-minterms form, it is possible to use the map to obtain the minterms of the function and then simplify the function to an expression with a minimum number of terms. It is necessary, however, to *make sure that the algebraic expression is in sum-of-products form*. Each product term can be plotted in the map in one, two, or more squares. The minterms of the function are then read directly from the map.

EXAMPLE 3.4

For the Boolean function

$$F = A'C + A'B + AB'C + BC$$

1. Express this function as a sum of minterms.

2. Find the minimal sum-of-products expression.

Note that F is a sum of products, but not a sum of minterms. Three product terms in the expression have two literals and are represented in a three-variable map by two squares each. The two squares corresponding to the first term, $A'C$, are found in [Fig. 3.7](#) from the coincidence of A' (first row) and C (two middle columns) to give squares 001 and 011. Note that, in marking 1's in the squares, it is possible to find a 1 already placed there from a preceding term. This happens with the second term, $A'B$, which has 1's in squares 011 and 010. Square 011 is common with the first term, $A'C$, though, so only one 1 is marked in it. Continuing in this fashion, we determine that the term $AB'C$ belongs in square 101, corresponding to minterm 5, and the term BC has two 1's in squares 011 and 111. The function has a total of five minterms, as indicated by the five 1's in the map of [Fig. 3.7](#). The minterms are read directly from the map to be 1, 2, 3, 5, and 7. The function can be re-expressed in sum-of-minterms form as

$$F(A, B, C) = \Sigma(1, 2, 3, 5, 7)$$




FIGURE 3.7

Map of [Example 3.4](#), $A'C + A'B + AB'C + BC = C + A'B$

The sum-of-products expression, as originally given, has too many terms. It can be simplified, as indicated by the shaded squares in the map, to an expression with only two terms:

$$F = C + A'B$$

Practice Exercise 3.1

1. Simplify the Boolean function $F(x, y, z) = \Sigma(0, 1, 6, 7)$.

Answer: $F(x, y, z) = xy + x'y'$

Practice Exercise 3.2

1. Simplify the Boolean function $F(x, y, z) = \Sigma(0, 1, 2, 5)$.

Answer: $F(x, y, z) = x'z' + y'z$

Practice Exercise 3.3

1. Simplify the Boolean function $F(x, y, z) = \Sigma(0, 2, 3, 4, 6)$.

Answer: $F(x, y, z) = z' + x'y$

Practice Exercise 3.4

1. For the Boolean function $F(x, y, z) = xy'z + x'y + x'z + yz$, (a) express this function as a sum of minterms, and (b) find the minimal sum-of-products expression.

Answer: $F(x, y, z) = m_1 + m_2 + m_3 + m_5 + m_7 = z + x'y = z + x'y$

3.3 FOUR-VARIABLE K-MAP

The map for Boolean functions of four binary variables (w, x, y, z) is shown in Fig. 3.8, which lists the 16 minterms and the squares assigned to each. In Fig. 3.8(b), the map is redrawn to show the relationship between the squares and the four variables. The rows and columns are numbered in a Gray code sequence, with only one digit changing value between two adjacent rows or columns. The minterm corresponding to each square can be obtained from the concatenation of the row number with the column number. For example, the numbers of the third row (11) and the second column (01), when concatenated, give the binary number 1101, the binary equivalent of decimal 13. Thus, the square in the third row and second column represents minterm m_{13} .




FIGURE 3.8

Four-variable map

[Description](#)

The map minimization of four-variable Boolean functions is similar to the method used to minimize three-variable functions. Adjacent squares are defined to be squares next to each other (vertically or horizontally, but not diagonally). In addition, the map is considered to lie on a surface with the top and bottom edges, as well as the right and left edges, touching each other to form adjacent squares. For example, m_0 and m_2 form adjacent squares, as do m_3 and m_1 . The combination of adjacent squares that is useful during the simplification process is easily determined from inspection of the four-variable map:

- One square represents one minterm, giving a term with four literals.
- Two adjacent squares represent a term with three literals.
- Four adjacent squares represent a term with two literals.
- Eight adjacent squares represent a term with one literal.
- Sixteen adjacent squares produce a function that is always equal to 1.

No other combination of squares can simplify the function. The next two examples show the procedure used to simplify four-variable Boolean functions.

EXAMPLE 3.5

Simplify the Boolean function

$$F(w, x, y, z) = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$$

Since the function has four variables, a four-variable map must be used. The minterms listed in the sum are marked by 1's in the map of [Fig. 3.9](#). Eight shaded, adjacent squares marked with 1's can be combined to form the one literal term y' . The remaining three 1's on the right cannot be combined to give a simplified term; they must be combined as two or four adjacent squares. The larger the number of squares combined is, the smaller will be the number of literals in the term. In this example, the top two 1's on the right are combined with the top two 1's on the left to give the term $w'z'$. Note that it is permissible to use the same square more than once. We are now left with a square marked by 1 in the third row and

fourth column (square 1110). Instead of taking this square alone (which will give a term with four literals), we combine it with squares already used to form an area of four adjacent squares. These squares make up the two middle rows and the two end columns, giving the term xz' . The simplified function is

$$F = y' + w'z' + xz'$$




FIGURE 3.9

Map for [Example 3.5](#), $F(w,x,y,z) = \Sigma(0,1,2,4,5,6,8,9,12,13,14) = y' + w'z' + xz'$

[Description](#)

The number of terms and the number of literals has been reduced.

EXAMPLE 3.6

Simplify the Boolean function

$$F = A'B'C' + B'CD' + A'BCD' + AB'C'$$

The area in the map covered by this function consists of the squares marked with 1's in [Fig. 3.10](#). The function has four variables and, as expressed, consists of three terms with three literals each and one term with four literals. Each term with three literals is represented in the map by two squares. For example, $A'B'C'$ is represented in squares 0000 and 0001. The function can be simplified in the map by taking the 1's in the four corners to give the term $B'D'$. This is possible because these four squares are adjacent when the map is drawn in a surface with top and bottom edges, as well as left and right edges, touching one another. The two left-hand 1's in the top row are combined with the two 1's in the bottom row to give the term $B'C'$. The remaining 1 may be combined in a two-square area to give the term $A'CD'$. The simplified function has fewer terms, with fewer literals:

$$F = B'D' + B'C' + A'CD'$$




FIGURE 3.10

Map for [Example 3.6](#), $A'B'C'+B'CD'+A'BCD'+AB'C'=B'D'+B'C'+A'CD'$

[Description](#)

Practice Exercise 3.5

1. Simplify the Boolean function

$$F(w, x, y, z) = \Sigma(0, 1, 3, 8, 9, 10, 11, 12, 13, 14, 15).$$

Answer: $F(w, x, y, z) = x'y' + x'z$

Practice Exercise 3.6

1. Simplify the Boolean function $F(w, x, y, z) = \Sigma(0, 2, 4, 6, 8, 10, 11)$.

Answer: $F(w, x, y, z) = w'z' + x'z' + wx'y$

Prime Implicants

In choosing adjacent squares in a map, we must ensure that (1) all the minterms of the function are covered when we combine the squares, (2) the number of terms in the expression is minimized, and (3) there are no redundant terms (i.e., minterms already covered by other terms).

Sometimes there may be two or more expressions that satisfy the simplification criteria. The procedure for combining squares in the map may be made more systematic if we understand the meaning of two special types of terms. We have seen that a product term is an implicant of the function to which it belongs. **A prime implicant is a product term obtained by combining the maximum possible number of adjacent squares in the map.** Thus, an implicant is prime if no other implicant having fewer literals covers it. If a minterm in a square is covered by only one prime implicant, that prime implicant is said to be *essential*, that is, it cannot be removed from a description of the function.

The prime implicants of a function can be obtained from the map by

combining all possible maximum numbers of squares. This means that a single 1 on a K-map represents a prime implicant if it is not adjacent to any other 1's. Two adjacent 1's form a prime implicant, provided that they are not within a group of four adjacent squares. Four adjacent 1's form a prime implicant if they are not within a group of eight adjacent squares, and so on. The essential prime implicants are found by looking at each square marked with a 1 and checking the number of prime implicants that cover it. *A prime implicant is essential if it is the only prime implicant that covers the minterm.*

Consider the following four-variable Boolean function:

$$F(A, B, C, D) = \Sigma(0, 2, 3, 5, 7, 8, 9, 10, 11, 13, 15)$$

Some of the minterms of the function are marked with 1's in the maps of [Fig. 3.11](#)—we have omitted m_3 , m_9 , and m_{11} . The partial map ([Fig. 3.11\(a\)](#)) shows two essential prime implicants, each formed by collapsing four cells into a term having only two literals. One term is essential because there is only one way to include minterm m_0 within four adjacent squares. These four squares define the term $B'D'$. Similarly, there is only one way that minterm m_5 can be combined with four adjacent squares, and this gives the second term BD . The two essential prime implicants cover eight minterms. The three minterms that were omitted from the partial map (m_3 , m_9 , and m_{11}) must be considered next.




FIGURE 3.11

Simplification using prime implicants

Description

Figure 3.11(b) shows all possible ways that the three minterms can be covered with prime implicants. Minterm m₃ can be covered with either prime implicant CD or prime implicant $B'C$. Minterm m₉ can be covered with either AD or AB' . Minterm m₁₁ is covered with any one of the four prime implicants. The simplified expression is obtained from the logical sum of the two essential prime implicants and any two prime implicants that cover minterms m₃, m₉, and m₁₁. There are four possible ways that the function can be expressed with four product terms of two literals each:

$$F = BD + B'D' + CD + AD = BD + B'D' + CD + AB' = BD + B'D' + B'C + AD = BD + B'D' + B'C + AB'$$

The previous example has demonstrated that the identification of the prime implicants in the map helps in determining the alternatives that are

available for obtaining a simplified expression.

The procedure for finding the simplified expression from the map requires that we first determine all the essential prime implicants. **The simplified expression is obtained from the logical sum of all the essential prime implicants, plus other prime implicants that may be needed to cover any remaining minterms not covered by the essential prime implicants.** Occasionally, there may be more than one way of combining squares, and each combination may produce an equally simplified expression.

Practice Exercise 3.7

1. Find the prime implicants of the Boolean function $F(w,x,y,z)=\Sigma(0,2,4,5,6,7,8,10,13,14,15)$.

Answer: $x'z'$, xz , xy , $w'x$

Five-Variable K-Map

Maps for more than four variables are not as simple to use as maps for four or fewer variables. A five-variable map needs 32 squares and a six-variable map needs 64 squares. When the number of variables becomes large, the number of squares becomes excessive and the geometry for combining adjacent squares becomes more involved.

Maps for more than four variables are difficult to use and will not be considered here.

3.4 PRODUCT-OF-SUMS SIMPLIFICATION

The minimized Boolean functions derived from the map in all previous examples were expressed in sum-of-products form. With a minor modification, the product-of-sums form can be obtained.

The procedure for obtaining a minimized function in product-of-sums form follows from the basic properties of Boolean functions. The 1's placed in the squares of the map represent the minterms of the function. The minterms not included in the standard sum-of-products form of a function denote the complement of the function. From this observation, we see that the complement of a function is represented in the map by the squares not marked by 1's. If we mark the empty squares by 0's and combine them into valid adjacent squares, we obtain a simplified sum-of-products expression of the complement of the function (i.e., of F'). The complement of F' gives us back the function F in product-of-sums form (a consequence of DeMorgan's theorem). Because of the generalized DeMorgan's theorem, the function so obtained is automatically in product-of-sums form. We will show this by example.

EXAMPLE 3.7

Simplify the following Boolean function into (a) sum-of-products form and (b) product-of-sums form:

$$F(A, B, C, D) = \Sigma(0, 1, 2, 5, 8, 9, 10)$$

The 1's marked in the map of [Fig. 3.12](#) represent all the minterms of the function. The squares marked with 0's represent the minterms not included in F and therefore denote the complement of F . Combining the squares with 1's gives the simplified function in sum-of-products form:




FIGURE 3.12

Map for [Example 3.7](#),

$$F(A,B,C,D) = \Sigma(0,1,2,5,8,9,10) = BD + BC + ACD = (A' + B')(C' + D')(B' + D)$$

[Description](#)

$$1. F = B'D' + B'C' + A'C'D$$

If the squares marked with 0's are combined, as shown in the diagram, we obtain the simplified complemented function:

$$F' = AB + CD + BD'$$

Applying DeMorgan's theorem (by taking the dual and complementing each literal as described in [Section 2.4](#)), we obtain the simplified function in product-of-sums form:

$$2. F = (A' + B')(C' + D')(B' + D)$$

The gate-level implementation of the simplified expressions obtained in [Example 3.7](#) is shown in [Fig. 3.13](#). The sum-of-products expression is implemented in (a) with a group of AND gates, one for each AND term.

The outputs of the AND gates are connected to the inputs of a single OR gate. The same function is implemented in (b) in its product-of-sums form with a group of OR gates, one for each OR term. The outputs of the OR gates are connected to the inputs of a single AND gate. In each case, it is assumed that the input variables are directly available in their complement, so inverters are not needed. The configuration pattern established in [Fig. 3.13](#) is the general form by which any Boolean function is implemented when expressed in one of the standard forms. AND gates are connected to a single OR gate when in sum-of-products form; OR gates are connected to a single AND gate when in product-of-sums form. Either configuration forms two levels of gates. Thus, the implementation of a function in a standard form is said to be a two-level implementation. The two-level implementation may not be practical, depending on the number of inputs to the gates.




FIGURE 3.13

Gate implementations of the function of [Example 3.7](#)

[Description](#)

[Example 3.7](#) showed the procedure for obtaining the product-of-sums simplification when the function is originally expressed in the sum-of-minterms canonical form. The procedure is also valid when the function is originally expressed in the product-of-maxterms canonical form. Consider, for example, the truth table that defines the function F in [Table 3.1](#). In sum-of-minterms form, this function is expressed as

$$F(x, y, z) = \Sigma(1, 3, 4, 6)$$

Table 3.1 Truth Table of Function F

x y z F

0 0 0 0

0 0 1 1

0 1 0 0

0 1 1 1

1 0 0 1

1 0 1 0

1 1 0 1

1 1 1 0

In product-of-maxterms form, it is expressed as

$$F(x, y, z) = \Pi(0, 2, 5, 7)$$

In other words, the 1's of the function represent the minterms and the 0's

represent the maxterms. The map for this function is shown in [Fig. 3.14](#). One can start simplifying the function by first marking the 1's for each minterm that the function is a 1. The remaining squares are marked by 0's. If, instead, the product of maxterms is initially given, one can start marking 0's in those squares listed in the function; the remaining squares are then marked by 1's. Once the 1's and 0's are marked, the function can be simplified in either one of the standard forms. For the sum of products, we combine the 1's to obtain

$$F = x'z + xz'$$




FIGURE 3.14

Map for the function of Table 3.1

For the product of sums, we combine the 0's to obtain the simplified complemented function

$$F' = xz + x'z'$$

which shows that the exclusive-OR function is the complement of the equivalence function ([Section 2.7](#)). Taking the complement of F' , we obtain the simplified function in product-of-sums form:

$$F = (x' + z')(x + z)$$

To enter a function expressed in product-of-sums form into the map, use

the complement of the function to find the squares that are to be marked by 0's. For example, the function

$$F=(A'+B'+C')(B+D)$$

can be entered into the map by first taking its complement, namely,

$$F'=ABC+B'D'$$

and then marking 0's in the squares representing the minterms of F' . The remaining squares are marked with 1's.

Practice Exercise 3.8

1. Simplify the Boolean function $F(w, x, y, z) = \Sigma(0, 2, 8, 10, 12, 13, 14)$ into (a) sum-of-products form and (b) product-of-sums form. Derive the truth table of F .

Answer: $F(w, x, y, z) = x'z' + wz' + wxy'$

$$F'(w, x, y, z) = w'x + yz + x'z$$

$$F(w, x, y, z) = (w+x')(y'+z')(x+z')$$

wxyz F wxyz F

0000 1 1000 1

0001 0 1001 0

0010 1 1010 1

0011 0 1011 0

0100 0 1100 1

0101 0 1101 1

0110 0 1110 1

0111 0 1111 0

3.5 DON'T-CARE CONDITIONS

The logical sum of the minterms associated with a Boolean function specifies the conditions under which the function is equal to 1. The function is equal to 0 for the rest of the minterms. This pair of conditions assumes that all the combinations of the values for the variables of the function are valid. In practice, in some applications the function is not specified for certain combinations of the variables. As an example, the four-bit binary code for the decimal digits has six combinations that are not used and consequently are considered to be unspecified. Functions that have unspecified outputs for some input combinations are called *incompletely specified functions*. In most applications, we simply don't care what value is assumed by the function for the unspecified minterms. For this reason, it is customary to call the unspecified minterms of a function *don't-care conditions*. These don't-care conditions can be used on a map to provide further simplification of the Boolean expression.²

² The Quine–McCluskey method uses a tabular format as an alternative to the Karnaugh map methods used in our examples. As such, it is suitable for implementation in software.

A don't-care minterm is a combination of variables whose logical value is not specified. Such a minterm cannot be marked with a 1 in the map, because it would require that the function always be a 1 for such a combination. Likewise, putting a 0 on the square requires the function to be 0. To distinguish the don't-care condition from 1's and 0's, an X is used. Thus, an X inside a square in the map indicates that we don't care whether the value of 0 or 1 is assigned to F for the particular minterm.

In choosing adjacent squares to simplify the function in a map, the don't-care minterms may be assumed to be either 0 or 1. When simplifying the function, we can choose to include each don't-care minterm with either the 1's or the 0's, depending on which combination gives the simplest expression.

EXAMPLE 3.8

Simplify the Boolean function

$$F(w, x, y, z) = \Sigma(1, 3, 7, 11, 15)$$

which has the don't-care conditions

$$d(w, x, y, z) = \Sigma(0, 2, 5)$$

The minterms of F are the variable combinations that make the function equal to 1. The minterms of d are the don't-care minterms that may be assigned either 0 or 1. The map simplification is shown in [Fig. 3.15](#). The minterms of F are marked by 1's, those of d are marked by X's, and the remaining squares are filled with 0's. To get the simplified expression in sum-of-products form, we must include all five 1's in the map, but we may or may not include any of the X's, depending on the way the function is simplified. The term yz covers the four minterms in the third column. The remaining minterm, m_1 , can be combined with minterm m_3 to give the three-literal term $w'x'z$. However, by including one or two adjacent X's we can combine four adjacent squares to give a two-literal term. In [Fig. 3.15\(a\)](#), don't-care minterms 0 and 2 are included with the 1's, resulting in the simplified function

$$F = yz + w'x'$$

In [Fig. 3.15\(b\)](#), don't-care minterm 5 is included with the 1's, and the simplified function is now

$$F = yz + w'z$$

Either one of the preceding two expressions satisfies the conditions stated for this example.

The previous example has shown that the don't-care minterms in the map are initially marked with X's and are considered as being either 0 or 1. The choice between 0 and 1 is made depending on the way the incompletely specified function is simplified. Once the choice is made, the simplified function obtained will consist of a sum of minterms that includes those minterms, which were initially unspecified and have been chosen to be included with the 1's. Consider the two simplified expressions obtained in [Example 3.8](#):

$$F(w, x, y, z) = yz + w'x' = \Sigma(0, 1, 2, 3, 7, 11, 15) \quad F(w, x, y, z) = yz + w'z = \Sigma(1, 3, 5, 7, 11, 15)$$

Both expressions include minterms 1, 3, 7, 11, and 15 that make the function F equal to 1. The don't-care minterms 0, 2, and 5 are treated differently in each expression. The first expression includes minterms 0 and 2 with the 1's and leaves minterm 5 with the 0's. The second expression includes minterm 5 with the 1's and leaves minterms 0 and 2 with the 0's. The two expressions represent two functions that are not algebraically equal. Both cover the specified minterms of the function, but each covers different don't-care minterms. As far as the incompletely specified function is concerned, either expression is acceptable because the only difference is in the value of F for the don't-care minterms.

It is also possible to obtain a simplified product-of-sums expression for the function of Fig. 3.15. In this case, the only way to combine the 0's is to include don't-care minterms 0 and 2 with the 0's to give a simplified complemented function:

$$F' = z' + wy'$$




FIGURE 3.15

Example with don't-care conditions

Description

Taking the complement of F' gives the simplified expression in product-of-sums form:

$$F(w, x, y, z) = z(w' + y) = \Sigma(1, 3, 5, 7, 11, 15)$$

In this case, we include minterms 0 and 2 with the 0's and minterm 5 with the 1's.

Practice Exercise 3.9

1. Simplify the Boolean function $F(w, x, y, z) = \Sigma(4, 5, 6, 7, 12)$ with don't-care function $d(w, x, y, z) = \Sigma(0, 8, 13)$.

Answer: $F(w, x, y, z) = xy' + xw'$

3.6 NAND AND NOR IMPLEMENTATION

Digital circuits are frequently constructed with NAND or NOR gates rather than with AND and OR gates. NAND and NOR gates are easier to fabricate with electronic components and are the basic gates used in all IC digital logic families. Because of the prominence of NAND and NOR gates in the design of digital circuits, rules and procedures have been developed for the conversion from Boolean functions given in terms of AND, OR, and NOT into equivalent NAND and NOR logic diagrams.

NAND Circuits

The NAND gate is said to be a *universal* gate because any logic circuit can be implemented with it. To show that any Boolean function can be implemented with NAND gates, we need only to show that the logical operations of AND, OR, and complement can be obtained with NAND gates alone. This is indeed shown in [Fig. 3.16](#). The complement operation is obtained from a one-input NAND gate that behaves exactly like an inverter. The AND operation requires two NAND gates. The first produces the NAND operation and the second inverts the logical sense of the signal. The OR operation is achieved through a NAND gate with additional inverters in each input.




FIGURE 3.16

Logic operations with NAND gates

A convenient way to implement a Boolean function with NAND gates is to obtain the simplified Boolean function in terms of Boolean operators and then convert the function to NAND logic. The conversion of an algebraic expression from AND, OR, and complement to NAND can be done by simple circuit manipulation techniques that change AND–OR diagrams to NAND diagrams.

To facilitate the conversion to NAND logic, it is convenient to define an alternative graphic symbol for the gate. Two equivalent graphic symbols for the NAND gate are shown in [Fig. 3.17](#). The AND-invert symbol has been defined previously and consists of an AND graphic symbol followed by a small circle negation indicator referred to as a bubble. Alternatively, it is possible to represent a NAND gate by an OR graphic symbol that is preceded by a bubble in each input. The invert-OR symbol for the NAND gate follows DeMorgan's theorem and *the convention that the negation indicator (bubble) denotes complementation*. The two graphic symbols' representations are useful in the analysis and design of NAND circuits. When both symbols are mixed in the same diagram, the circuit is said to be in mixed notation.




FIGURE 3.17

Two graphic symbols for a three-input NAND gate

Two-Level Implementation

The implementation of two-level Boolean functions with NAND gates requires that the functions be in sum-of-products form. To see the

relationship between a sum-of-products expression and its equivalent NAND implementation, consider the logic diagrams drawn in [Fig. 3.18](#). All three diagrams are equivalent and implement the function

$$F=AB+CD$$

The function is implemented in [Fig. 3.18\(a\)](#) with AND and OR gates. In [Fig. 3.18\(b\)](#), the AND gates are replaced by NAND gates and the OR gate is replaced by a NAND gate with an invert-OR graphic symbol.

Remember that a bubble denotes complementation and two bubbles along the same line represent double complementation, so both can be removed. Removing the bubbles on the gates of (b) produces the circuit of (a). Therefore, the two diagrams implement the same function and are equivalent.




FIGURE 3.18

Three ways to implement $F=AB+CD$

[Description](#)

In [Fig. 3.18\(c\)](#), the output NAND gate is redrawn with the AND-invert

graphic symbol. In drawing NAND logic diagrams, the circuit shown in either [Fig. 3.18\(b\)](#) or (c) is acceptable. The one in [Fig. 3.18\(b\)](#) is in mixed notation and represents a more direct relationship to the Boolean expression it implements. The NAND implementation in [Fig. 3.18\(c\)](#) can be verified algebraically. The function it implements can easily be converted to sum-of-products form by DeMorgan's theorem:

$$F=((AB)'(CD)')'=AB+CD$$

EXAMPLE 3.9

Implement the following Boolean function with NAND gates:

$$F(x, y, z) = (1, 2, 3, 4, 5, 7)$$

The first step is to simplify the function into sum-of-products form. This is done by means of the map of [Fig. 3.19\(a\)](#), from which the simplified function is obtained:

$$F = xy' + x'y + z$$




FIGURE 3.19

Solution to [Example 3.9](#)

Description

The two-level NAND implementation is shown in [Fig. 3.19\(b\)](#) in mixed notation. Note that input z must have a one-input NAND gate (an inverter) to compensate for the bubble in the second-level gate. An alternative way of drawing the logic diagram is given in [Fig. 3.19\(c\)](#). Here, all the NAND gates are drawn with the same graphic symbol. The inverter with input z has been removed, but the input variable is complemented and denoted by z' .


The procedure described in the previous example indicates that a Boolean function can be implemented with two levels of NAND gates. The procedure for obtaining the logic diagram from a Boolean function is as follows:

1. Simplify the function and express it in sum-of-products form.
2. Draw a NAND gate for each product term of the expression that has at least two literals. The inputs to each NAND gate are the literals of the term. This procedure produces a group of first-level gates.
3. Draw a single gate using the AND-invert or the invert-OR graphic symbol in the second level, with inputs coming from outputs of first-level gates.
4. A term with a single literal requires an inverter in the first level. However, if the single literal is complemented, it can be connected directly to an input of the second-level NAND gate.

Practice Exercise 3.10

1. Implement the Boolean function $F(x, y, z) = \Sigma(0, 1, 3, 5, 6, 7)$ with NAND gates, and draw the logic diagram of the implementation.

Answer: $F(x, y, z) = x'y' + xy + z$




Multilevel NAND Circuits

The standard form of expressing Boolean functions results in a two-level implementation. There are occasions, however, when the design of digital systems results in gating structures with three or more levels. The most common procedure in the design of multilevel circuits is to express the Boolean function in terms of AND, OR, and complement operations. The function can then be implemented with AND and OR gates. After that, if necessary, it can be converted into an all-NAND circuit. Consider, for


example, the Boolean function

$$F = A(CD + B) + BC'$$

Although it is possible to remove the parentheses and reduce the expression into a standard sum-of-products form, we choose to implement it as a multilevel circuit for illustration. The AND–OR implementation is shown in [Fig. 3.20\(a\)](#). There are four levels of gating in the circuit. The first level has two AND gates. The second level has an OR gate followed by an AND gate in the third level and an OR gate in the fourth level. A logic diagram with a pattern of alternating levels of AND and OR gates can easily be converted into a NAND circuit with the use of mixed notation, shown in [Fig. 3.20\(b\)](#). The procedure is to change every AND gate to an AND-invert graphic symbol and every OR gate to an invert-OR graphic symbol. The NAND circuit performs the same logic as the AND–OR diagram as long as there are two bubbles along the same line. The bubble associated with input B causes an extra complementation, which must be compensated for by changing the input literal to B' .



(a) AND-OR gates



(b) NAND gates

FIGURE 3.20

Implementing $F = A(CD + B) + BC'$

[Description](#)


The general procedure for converting a multilevel AND–OR diagram into an all-NAND diagram using mixed notation is as follows:

1. Convert all AND gates to NAND gates with AND-invert graphic symbols.
2. Convert all OR gates to NAND gates with invert-OR graphic symbols.
3. Check all the bubbles in the diagram. For every bubble that is not compensated by another small circle along the same line, insert an inverter (a one-input NAND gate) or complement the input literal.


As another example, consider the multilevel Boolean function

$$F = (AB' + A'B)(C + D')$$

The AND–OR implementation of this function is shown in [Fig. 3.21\(a\)](#) with three levels of gating. The conversion to NAND with mixed notation is presented in [Fig. 3.21\(b\)](#) of the diagram. The two additional bubbles associated with inputs C and D' cause these two literals to be complemented to C' and D . The bubble in the output NAND gate complements the output value, so we need to insert an inverter gate at the output in order to complement the signal again and get the original value back.



(a) AND-OR gates



(b) NAND gates

FIGURE 3.21

Implementing $F = (AB' + A'B)(C + D')$

[Description](#)

NOR Implementation

The NOR operation is the dual of the NAND operation. Therefore, all procedures and rules for NOR logic are the duals of the corresponding procedures and rules developed for NAND logic. The NOR gate is another universal gate that can be used to implement any Boolean function. The implementation of the complement, OR, and AND operations with NOR gates is shown in [Fig. 3.22](#). The complement operation is obtained from a

one-input NOR gate that behaves exactly like an inverter. The OR operation requires two NOR gates, and the AND operation is obtained with a NOR gate that has inverters in each input.




FIGURE 3.22

Logic operations with NOR gates

Description

The two graphic symbols for the mixed notation are shown in [Fig. 3.23](#). The OR-invert symbol defines the NOR operation as an OR followed by a complement. The invert-AND symbol complements each input and then performs an AND operation. The two symbols designate the same NOR operation and are logically identical because of DeMorgan's theorem.




FIGURE 3.23

Two graphic symbols for the NOR gate

A two-level implementation with NOR gates requires that the function be

simplified into product-of-sums form. Remember that the simplified product-of-sums expression is obtained from the map by combining the 0's and complementing. A product-of-sums expression is implemented with a first level of OR gates that produce the sum terms followed by a second-level AND gate to produce the product. The transformation from the OR–AND diagram to a NOR diagram is achieved by changing the OR gates to NOR gates with OR-invert graphic symbols and the AND gate to a NOR gate with an invert-AND graphic symbol. A single literal term going into the second-level gate must be complemented. [Figure 3.24](#) shows the NOR implementation of a function expressed as a product of sums:

$$F=(A+B)(C+D)E$$




FIGURE 3.24

Implementing $F=(A+B)(C+D)E$

[Description](#)

The OR–AND pattern can easily be detected by the removal of the bubbles along the same line. Variable E is complemented to compensate for the third bubble at the input of the second-level gate.

The procedure for converting a multilevel AND–OR diagram to an all-NOR diagram is similar to the one presented for NAND gates. For the NOR case, we must convert each OR gate to an OR-invert symbol and each AND gate to an invert-AND symbol. Any bubble that is not compensated by another bubble along the same line needs an inverter, or the complementation of the input literal.

The transformation of the AND–OR diagram of [Fig. 3.21\(a\)](#) into a NOR diagram is shown in [Fig. 3.25](#). The Boolean function for this circuit is

$$F=(AB'+A'B)(C+D')$$




FIGURE 3.25

Implementing $F=(AB'+A'B)(C+D')$ with NOR gates


[Description](#)

The equivalent AND–OR diagram can be recognized from the NOR diagram by removing all the bubbles. To compensate for the bubbles in four inputs, it is necessary to complement the corresponding input literals.

Practice Exercise 3.11

1. Implement the Boolean function $F(w, x, y, z)=(y+z')(wx'+w'x)$ with NOR gates.

Answer:



[Description](#)

3.7 OTHER TWO-LEVEL IMPLEMENTATIONS

The types of gates most often found in integrated circuits are NAND and NOR gates. For this reason, NAND and NOR logic implementations are the most important from a practical point of view. Some (but not all) NAND or NOR gates allow the possibility of a wire connection between the outputs of two gates to provide a specific logic function. This type of logic is called *wired logic*. For example, open-collector TTL NAND gates, when tied together, perform wired-AND logic. The wired-AND logic performed with two NAND gates is depicted in [Fig. 3.26\(a\)](#). The AND gate is drawn with the lines going through the center of the gate to distinguish it from a conventional gate. The wired-AND gate is not a physical gate, but only a symbol to designate the function obtained from the indicated wired connection. The logic function implemented by the circuit of [Fig. 3.26\(a\)](#) is

$$F = (AB)'(CD)' = (AB + CD)' = (A' + B')(C' + D')$$




FIGURE 3.26

Wired logic

1. Wired-AND logic with two NAND gates

2. Wired-OR in emitter-coupled logic (ECL) gates

[Description](#)

and is called an AND–OR–INVERT function.

Similarly, the NOR outputs of ECL gates can be tied together to perform a wired-OR function. The logic function implemented by the circuit of [Fig. 3.26\(b\)](#) is

$$F=(A+B)'+(C+D)'=[(A+B)(C+D)]',$$

and is called an OR–AND–INVERT function.

A wired-logic gate does not produce a physical second-level gate, since it is just a wire connection. Nevertheless, for discussion purposes, we will consider the circuits of [Fig. 3.26](#) as two-level implementations. The first level consists of NAND (or NOR) gates and the second level has a single AND (or OR) gate. The wired connection in the graphic symbol will be omitted in subsequent discussions.³

³ The family of nets in the Verilog HDL includes two wired net types: **wand** and **wor**. A **wand** net is driven to logical 0 if any of its drivers is 0; a **wor** net is driven to 1 if any of its drivers is 1. We will not make use of these nets.

Nondegenerate Forms

It will be instructive from a theoretical point of view to find out how many two-level combinations of gates are possible. We consider four types of gates: AND, OR, NAND, and NOR. If we assign one type of gate for the first level and one type for the second level, we find that there are 16 possible combinations of two-level forms. (The same type of gate can be in the first and second levels, as in a NAND–NAND implementation.) Eight of these combinations are said to be *degenerate* forms because they degenerate to a single operation. This can be seen from a circuit with AND gates in the first level and an AND gate in the second level. The output of the circuit is merely the AND function of all input variables. The remaining eight *nondegenerate* forms produce an implementation in sum-

of-products form or product-of-sums form. The eight *nondegenerate* forms are as follows:

AND–OR OR–AND

NAND–NAND NOR–NOR

NOR–OR NAND–AND

OR–NAND AND–NOR

The first gate listed in each of the forms constitutes a first level in the implementation. The second gate listed is a single gate placed in the second level. Note that any two forms listed on the same line are duals of each other.

The AND–OR and OR–AND forms are the basic two-level forms discussed in [Section 3.4](#). The NAND–NAND and NOR–NOR forms were presented in [Section 3.6](#). The remaining four forms are investigated in this section.

AND–OR–INVERT Implementation

The two forms, NAND–AND and AND–NOR, are equivalent and can be treated together. Both perform the AND–OR–INVERT function, as shown in [Fig. 3.27](#). The AND–NOR form resembles the AND–OR form, but with an inversion done by the bubble in the output of the NOR gate. It implements the function

$$F = (AB + CD + E)'$$




FIGURE 3.27

AND–OR–INVERT circuits, $F=(AB+CD+E)'$

Description

By using the alternative graphic symbol for the NOR gate, we obtain the diagram of [Fig. 3.27\(b\)](#). Note that the single variable E is *not* complemented, because the only change made is in the graphic symbol of the NOR gate. Now we move the bubble from the input terminal of the second-level gate to the output terminals of the first-level gates. An inverter is needed for the single variable in order to compensate for the bubble. Alternatively, the inverter can be removed, provided that input E is complemented. The circuit of [Fig. 3.27\(c\)](#) is a NAND–AND form and was shown in [Fig. 3.26](#) to implement the AND–OR–INVERT function.

An AND–OR implementation requires an expression in sum-of-products form. The AND–OR–INVERT implementation is similar, except for the inversion. Therefore, if the *complement* of the function is simplified into sum-of-products form (by combining the 0's in the map), it will be possible to implement F' with the AND–OR part of the function. When F' passes through the always present output inversion (the INVERT part), it will generate the output F of the function. An example for the AND–OR–INVERT implementation will be shown subsequently.

OR–AND–INVERT

Implementation

The OR–NAND and NOR–OR forms perform the OR–AND–INVERT function, as shown in [Fig. 3.28](#). The OR–NAND form resembles the OR–AND form, except for the inversion done by the bubble in the NAND gate. It implements the function

$$F = [(A+B)(C+D)E]'$$




FIGURE 3.28

OR–AND–INVERT circuits, $F = [(A+B)(C+D)E]'$

[Description](#)

By using the alternative graphic symbol for the NAND gate, we obtain the diagram of [Fig. 3.28\(b\)](#). The circuit in [Fig. 3.28\(c\)](#) is obtained by moving the small circles from the inputs of the second-level gate to the outputs of the first-level gates. The circuit of [Fig. 3.28\(c\)](#) is a NOR–OR form and was shown in [Fig. 3.26](#) to implement the OR–AND–INVERT function.

The OR–AND–INVERT implementation requires an expression in product-of-sums form. If the complement of the function is simplified into that form, we can implement F' with the OR–AND part of the function.

When F' passes through the INVERT part, we obtain the complement of F' , or F , in the output.

Tabular Summary and Example

[Table 3.2](#) summarizes the procedures for implementing a Boolean function in any one of the four 2-level forms. Because of the INVERT part in each case, it is convenient to use the simplification of F' (the complement) of the function. When F' is implemented in one of these forms, we obtain the complement of the function in the AND–OR or OR–AND form. The four 2-level forms invert this function, giving an output that is the complement of F' . This is the normal output F .


Table 3.2 Implementation with Other Two-Level Forms

Equivalent Nondegenerate Implementation		Implements the Form	Simplify F' into	To Get an Output of
(a)	(b)*			
AND– NOR	NAND– AND	AND–OR– INVERT	Sum-of-products form by combining 0's in the map.	F
OR– NAND	NOR– OR	OR–AND– INVERT	Product-of-sums form by combining 1's in the map and then complementing.	F


*Form (b) requires an inverter for a single literal term.

EXAMPLE 3.10


Implement the function of [Fig. 3.29\(a\)](#) with the four 2-level forms listed in [Table 3.2](#).



(a) Map simplification in sum of products



(b) $F = (x'y + xy' + z)'$



(c) $F = [(x + y + z)(x' + y' + z)]'$

FIGURE 3.29

Other two-level implementations

Description

The complement of the function is simplified into sum-of-products form by combining the 0's in the map:

$$F' = x'y + xy' + z$$

The normal output for this function can be expressed as

$$F = (x'y + xy' + z)'$$

which is in the AND–OR–INVERT form. The AND–NOR and NAND–AND implementations are shown in [Fig. 3.29\(b\)](#). Note that a one-input NAND, or inverter, gate is needed in the NAND–AND implementation, but not in the AND–NOR case. The inverter can be removed if we apply the input variable z' instead of z .

The OR–AND–INVERT forms require a simplified expression of the complement of the function in product-of-sums form. To obtain this expression, we first combine the 1's in the map:

$$F = x'y'z' + xyz'$$

Then we take the complement of the function:

$$F' = (x + y + z)(x' + y' + z)$$

The normal output F can now be expressed in the form

$$F = [(x + y + z)(x' + y' + z)]'$$

which is the OR–AND–INVERT form. From this expression, we can implement the function in the OR–NAND and NOR–OR forms, as shown in [Fig. 3.29\(c\)](#).

3.8 EXCLUSIVE-OR FUNCTION

The exclusive-OR (XOR), denoted by the symbol \oplus , is a logical operation that performs the following Boolean operation:

$$x \oplus y = xy' + x'y$$

The exclusive-OR is equal to 1 if only x is equal to 1 or if only y is equal to 1 (i.e., x and y differ in value), but not when both are equal to 1 or when both are equal to 0. The exclusive-NOR, also known as equivalence, performs the following Boolean operation:

$$(x \oplus y)' = xy + x'y'$$

The exclusive-NOR is equal to 1 if both x and y are equal to 1 or if both are equal to 0. The exclusive-NOR can be shown to be the complement of the exclusive-OR by means of a truth table or by algebraic manipulation:

$$(x \oplus y)' = (xy' + x'y)' = (x' + y)(x + y') = xy + x'y'$$

The following identities apply to the exclusive-OR operation:

$$x \oplus 0 = x \quad x \oplus 1 = x' \quad x \oplus x = 0 \quad x \oplus x' = 1 \quad x \oplus y' = x' \oplus y = (x \oplus y)'$$

Any of these identities can be proven with a truth table or by replacing the \oplus operation by its equivalent Boolean expression. Also, it can be shown that the exclusive-OR operation is both commutative and associative; that is,


$$A \oplus B = B \oplus A$$

and


$$(A \oplus B) \oplus C = A \oplus (B \oplus C) = A \oplus B \oplus C$$

This means that the two inputs to an exclusive-OR gate can be interchanged without affecting the operation. It also means that we can evaluate a three-variable exclusive-OR operation in any order, and for this reason, three or more variables can be expressed without parentheses. This

would imply the possibility of using exclusive-OR gates with three or more inputs. However, multiple-input exclusive-OR gates are difficult to fabricate with hardware. In fact, even a two-input function is usually constructed with other types of gates. A two-input exclusive-OR function is constructed with conventional gates using two inverters, two AND gates, and an OR gate, as shown in [Fig. 3.30\(a\)](#). [Figure 3.30\(b\)](#) shows the implementation of the exclusive-OR with four NAND gates. The first NAND gate performs the operation $(xy)' = (x' + y')$. The other two-level NAND circuit produces the sum of products of its inputs:



(a) Exclusive-OR with AND-OR-NOT gates



(b) Exclusive-OR with NAND gates

FIGURE 3.30

Logic diagrams for exclusive-OR implementations

[Description](#)

$$(x' + y')x + (x' + y')y = xy' + x'y = x \oplus y$$

Only a limited number of Boolean functions can be expressed in terms of exclusive-OR operations. Nevertheless, this function emerges quite often during the design of digital systems. It is particularly useful in arithmetic operations and error detection and correction circuits.

Odd Function

The exclusive-OR operation with three or more variables can be converted into an ordinary Boolean function by replacing the \oplus symbol with its equivalent Boolean expression. In particular, the three-variable case can be converted to a Boolean expression as follows:

$$A \oplus B \oplus C = (AB' + A'B)C' + (AB + A'B')C = AB'C' + A'BC' + ABC + A'B'C \\ = \Sigma(1, 2, 4, 7)$$

The Boolean expression clearly indicates that the three-variable exclusive-OR function is equal to 1 if only one variable is equal to 1 or if all three variables are equal to 1. Contrary to the two-variable case, in which only one variable must be equal to 1, in the case of three or more variables the requirement is that an odd number of variables be equal to 1. As a consequence, the multiple-variable exclusive-OR operation is defined as an *odd function*.

The Boolean function derived from the three-variable exclusive-OR operation is expressed as the logical sum of four minterms whose binary numerical values are 001, 010, 100, and 111. Each of these binary numbers has an odd number of 1's. The remaining four minterms not included in the function are 000, 011, 101, and 110, and they have an even number of 1's in their binary numerical values. In general, an n -variable exclusive-OR function is an odd function defined as the logical sum of the $2^{n/2}$ minterms whose binary numerical values have an odd number of 1's.

The definition of an odd function can be clarified by plotting it in a map. [Figure 3.31\(a\)](#) shows the map for the three-variable exclusive-OR function. The four minterms of the function are a unit distance apart from each other. The odd function is identified from the four minterms whose binary values have an odd number of 1's. The complement of an odd function is an even function. As shown in [Fig. 3.31\(b\)](#), the three-variable even function is equal to 1 when an even number of its variables is equal

to 1 (including the condition that none of the variables is equal to 1).




FIGURE 3.31

Map for a three-variable exclusive-OR function

Description

The three-input odd function is implemented by means of two-input exclusive-OR gates, as shown in [Fig. 3.32\(a\)](#). The complement of an odd function is obtained by replacing the output gate with an exclusive-NOR gate, as shown in [Fig. 3.32\(b\)](#).




FIGURE 3.32

Logic diagram of odd and even functions

Consider now the four-variable exclusive-OR operation. By algebraic manipulation, we can obtain the sum of minterms for this function:

$$A \oplus B \oplus C \oplus D = (AB' + A'B) \oplus (CD' + C'D) = (AB' + A'B)(CD + C'D') + (AB + A'B')(CD' + C'D) = \Sigma(1, 2, 4, 7, 8, 11, 13, 14)$$

There are 16 minterms for a four-variable Boolean function. Half of the minterms have binary numerical values with an odd number of 1's; the other half of the minterms have binary numerical values with an even number of 1's. In plotting the function in the map, the binary numerical value for a minterm is determined from the row and column numbers of the square that represents the minterm. The map of [Fig. 3.33\(a\)](#) is a plot of the four-variable exclusive-OR function. This is an odd function because the binary values of all the minterms have an odd number of 1's. The complement of an odd function is an even function. As shown in [Fig. 3.33\(b\)](#), the four-variable even function is equal to 1 when an even number of its variables is equal to 1.




FIGURE 3.33

Map for a four-variable exclusive-OR function

[Description](#)

Parity Generation and Checking

Exclusive-OR functions are very useful in systems requiring error detection and correction codes. As discussed in [Section 1.7](#), a parity bit is used for the purpose of detecting errors during the transmission of binary information. A parity bit is an extra bit included with a binary message to make the number of 1's either odd or even. The message, including the parity bit, is transmitted and then checked at the receiving end for errors. An error is detected if the checked parity does not correspond with the one transmitted. The circuit that generates the parity bit in the transmitter is called a *parity generator*. The circuit that checks the parity in the receiver is called a *parity checker*.

As an example, consider a three-bit message to be transmitted together with an even-parity bit. [Table 3.3](#) shows the truth table for the parity generator. The three bits— x , y , and z —constitute the message and are the inputs to the circuit. The parity bit P is the output. For even-parity, the bit P must be generated to make the total number of 1's (including P) even. From the truth table, we see that P constitutes an odd function because it is equal to 1 for those minterms whose numerical values have an odd number of 1's. Therefore, P can be expressed as a three-variable exclusive-OR function:

$$P = x \oplus y \oplus z$$

Table 3.3 Even-Parity-Generator Truth Table

Three-Bit Message Parity Bit

x	y	z	P
0	0	0	0
0	0	1	1

0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

The logic diagram for the parity generator is shown in [Fig. 3.34\(a\)](#).




FIGURE 3.34

Logic diagram of a parity generator and checker

[Description](#)

The three bits in the message, together with the parity bit, are transmitted to their destination, where they are applied to a parity-checker circuit to check for possible errors in the transmission. Since the information was transmitted with even parity, the four bits received must have an even number of 1's. An error occurs during the transmission if the four bits

received have an odd number of 1's, indicating that one bit has changed in value during transmission. The output of the parity checker, denoted by C , will be equal to 1 if an error occurs—that is, if the four bits received have an odd number of 1's. [Table 3.4](#) is the truth table for the even-parity checker. From it, we see that the function C consists of the eight minterms with binary numerical values having an odd number of 1's. The table corresponds to the map of [Fig. 3.33\(a\)](#), which represents an odd function. The parity checker can be implemented with exclusive-OR gates:

$$C = x \oplus y \oplus z \oplus P$$

Table 3.4 Even-Parity-Checker Truth Table

Four Bits Received Parity Error Check

x	y	z	P	C
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0

0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

The logic diagram of the parity checker is shown in [Fig. 3.34\(b\)](#).

It is worth noting that the parity generator can be implemented with the circuit of [Fig. 3.34\(b\)](#) if the input P is connected to logic 0 and the output is marked with P . This is because $z \oplus 0 = z$, causing the value of z to pass through the gate unchanged. The advantage of this strategy is that the same circuit can be used for both parity generation and checking.

It is obvious from the foregoing example that parity generation and checking circuits always have an output function that includes half of the minterms whose numerical values have either an odd or even number of

1's. As a consequence, they can be implemented with exclusive-OR gates. A function with an even number of 1's is the complement of an odd function. It is implemented with exclusive-OR gates, except that the gate associated with the output must be an exclusive-NOR to provide the required complementation.

3.9 HARDWARE DESCRIPTION LANGUAGES (HDLs)

Manual methods for designing logic circuits are feasible only when the circuit is small. For anything else (i.e., a practical circuit), designers use computer-based design tools to reduce costs and minimize the risk of creating a flawed design. Prototype integrated circuits are too expensive and time consuming to build, so all modern design tools rely on a hardware description language to describe, design, and test a circuit in software before it is ever manufactured.

A *hardware description language* (HDL) is a computer-based language that describes the hardware of digital systems in a textual form. Before the advent of HDLs, designers relied on schematics of block diagrams and logic gates to represent and specify a circuit. That methodology is prone to error and its results are costly to edit, especially for complex circuits. In contrast, today's HDL-based design tools create an HDL description, then derive a schematic automatically and correctly, as a by-product of the design methodology. Revisions of the HDL description simplify the creation and revision of a schematic.

An HDL is a *modeling* language rather than a *computational* language. An HDL resembles an ordinary computer programming language, such as C, but is specifically oriented to describing hardware structures and the behavior of logic circuits. It can be used to represent logic diagrams, truth tables, Boolean expressions, and complex abstractions of the behavior of a digital system. Those features distinguish an HDL from other types of languages, many of which are used to perform computations on numerical data. One way to view an HDL is to observe that it *describes a relationship between signals that are the inputs to a circuit and the signals that are the outputs of the circuit*. For example, an HDL description of an AND gate describes how the logic value of the gate's output is determined by the logic values of its inputs.

As a *documentation* language, an HDL is used to represent and document digital systems in a form that can be read by both humans and computers and is suitable as an exchange language between designers. The language

content can be stored, retrieved, edited, and transmitted easily and processed by computer software in an efficient manner.

HDLs are used in several major steps in the design flow of an integrated circuit: design entry, functional simulation or verification, logic synthesis, timing verification, and fault simulation.

Design entry creates an HDL-based description of the functionality that is to be implemented in hardware. Depending on the HDL, the description can be in a variety of forms: Boolean logic equations, truth tables, a net list of interconnected gates, or an abstract behavioral model. The HDL model may also represent a partition of a larger circuit into smaller interconnected and interacting functional units.

Logic simulation displays the behavior of a digital system through the use of a computer. A simulator interprets the HDL description and either produces readable output, such as a time-ordered sequence of input and output signal values, or displays waveforms of the signals. The simulation of a circuit shows how the hardware will behave before it is actually fabricated. Simulation detects functional errors in a design without having to physically create and operate the circuit. Errors that are detected during a simulation can be corrected by modifying the appropriate HDL statements. The stimulus (i.e., the logic values of the inputs to a circuit) that tests the functionality of the design is called a *test bench*. Thus, to simulate a digital system, the design is first described in an HDL and then verified by simulating the design and checking it with a *test bench*, which is also written in the HDL. An alternative and more complex approach relies on formal mathematical methods to prove that a circuit is functionally correct. That approach is beyond the level of this text. We will focus exclusively on simulation.

Logic synthesis derives an optimized list of physical components and their interconnections (called a *netlist*) from the model of a digital system described in an HDL. The netlist can be used to fabricate an integrated circuit or to lay out a printed circuit board with the hardware counterparts of the gates in the list. Logic synthesis produces a database describing the elements and structure of a circuit. It specifies how to fabricate a physical integrated circuit that implements in silicon the functionality described by statements made in an HDL. Logic synthesis (1) is based on formal procedures that implement digital circuits, and (2) performs logic minimization on those parts of a digital design process, which can be

automated with computer software. The design of today's large, complex circuits is made possible by logic synthesis software. It is essential that users of an HDL realize that not all constructs of the language are synthesizable.

Timing verification confirms that a synthesized and fabricated, integrated circuit will operate at a specified speed. Because each logic gate in a circuit has a propagation delay, a signal transition at the input of a circuit cannot immediately cause a change in the logic value of the output of a circuit. Propagation delays ultimately limit the speed at which a circuit can operate. Timing verification checks each signal path to verify that it is not compromised by propagation delay. This step is done after logic synthesis specifies the actual devices that will compose a circuit and before the implementation is released for production.

In VLSI circuit design, *fault simulation* compares the behavior of an ideal circuit with the behavior of a circuit that contains a process-induced flaw. Dust and other particulates in the atmosphere of the clean room can cause a circuit to be fabricated with a fault. A circuit with a fault will not exhibit the same functionality as a fault-free circuit. Fault simulation is used to identify input stimuli that can be used to reveal the difference between the faulty circuit and the fault-free circuit. These test patterns will be used to test fabricated devices to ensure that only good devices are shipped to the customer. Test generation and fault simulation may occur at different steps in the design process, but they are always done before production in order to avoid the disaster of producing a circuit whose internal logic cannot be tested.

Design Encapsulation and Modeling with HDLs

Companies that design integrated circuits use proprietary and public HDLs. In the public domain, the IEEE supports the following standardized HDLs: VHDL, Verilog, and System Verilog. VHDL is a U.S. Department of Defense-mandated language.⁴ The path of development of Verilog ultimately led to its being a proprietary HDL of Cadence Design Systems, which transferred control of Verilog to a consortium of companies and universities known as Open Verilog International (OVI)⁵ as a step leading

to its adoption as an IEEE standard. SystemVerilog evolved mainly from Verilog and from Super Log, a proprietary language held by Synopsys, Inc. The Verilog-2005 language is embedded within SystemVerilog, so *our text will consider Verilog before presenting a brief introduction to SystemVerilog.*

⁴ The V in VHDL stands for the first letter in VHSIC, an acronym for Very High Speed Integrated Circuit.

⁵ OVI evolved to become Accellera—see www.accellera.org.

Design encapsulation, or design entry, creates a model representing the functionality of a digital circuit. The model is a repository for the features that determine the behavior of a circuit and, possibly, its structure. The reference manual of each language governs how models may be constructed.

Verilog—Design Encapsulation

The language reference manual for the Verilog HDL presents the syntax that describes precisely the constructs of the language. A Verilog model is composed of text using keywords, of which there are about 100. Keywords are predefined lowercase identifiers that define the language constructs. Examples of keywords are **module**, **endmodule**, **input**, **output**, **wire**, **and**, **or**, and **not**. For emphasis and clarity, keywords will be identified in the text by displaying them in boldface in all examples of code and wherever it is helpful to call attention to their use. Lines of text terminate with a semicolon (;), and any text between two forward slashes (//) and the end of the line is interpreted as a comment. A comment has no effect on a simulation using the model. Multiline comments begin with /* and terminate with */. They may not be nested. Blank spaces are ignored, but they may not appear within the text of a keyword, a user-specified identifier, an operator, or the representation of a number. *Verilog is case sensitive*, which means that uppercase and lowercase letters are distinguishable (e.g., **not** is not the same as NOT).

The term *module* refers to the text enclosed by the keyword pair **module** . . . **endmodule**. A module is the fundamental descriptive (design) unit in the Verilog language. It is declared by the keyword **module** and

must always be terminated by the keyword **endmodule**.

Previous sections of the text have demonstrated that combinational logic can be described by a set of Boolean equations, by a schematic connection of gates, or by a truth table. Now we'll consider how HDLs implement these descriptions of combinational logic.

Verilog Example 3.1

[Figure 3.35](#) is a logic diagram for a simple circuit in which the output of an OR gate is one of two inputs to an AND gate. The Boolean equation for the output of the circuit can be written directly from the diagram: $E = (A+B)C$. We'll use its Verilog description to introduce key details of the language.

```
module or_and (
  output E,
  input  A, B, C
);
  wire D;
  assign D = A || B;    // | is logical "OR" operator
  assign E = C && D;     // & is the logical "AND" operator
  // This is a single-line comment
  /* The text here and below
     form a multi-line comment
  */
endmodule
```




FIGURE 3.35

A logic diagram (schematic) for the Boolean equations
 $D = A + B$
 $E = CD$

The Verilog description of the circuit begins with the keyword **module** and the name of the design (*or_and*).⁶ The keyword **module** starts the declaration of the description; the last line completes the declaration with the keyword **endmodule**. The keyword **module** is followed by the name and a parenthesis-enclosed list of ports.

⁶ It is a common practice to place each module in a file having the same name as the module. The filename extension would be .v.

The name of a design unit is an *identifier*. Identifiers are names given to modules, variables (e.g., a signal), and other elements of the language so that they can be distinguished and referenced in the design. In general, we choose meaningful names for modules. Identifiers are composed of alphanumeric characters and the underscore (_), and are case sensitive. Identifiers must start with an alphabetic character or an underscore, but they may not start with a number.

Boolean equations like those in the previous chapters describe the input–output logic of a digital circuit. In Verilog they are composed as *continuous assignment* statements and placed within the code space defined by the **module . . . endmodule** keywords.

A continuous assignment statement has the appearance of an equation, but it is essential to understand that *a continuous assignment does not prescribe a computation*. Instead, it defines a *relationship* between signals in a circuit. Consider the Boolean equations $D=A+B$ and $E=CD$, corresponding to the schematic in [Fig. 3.35](#), where A , B , C , D , and E are Boolean variables.

In the Verilog code, signal D is formed by the “OR” of inputs A and B ; output E is formed as the “AND” of C and D . The continuous assignment is specified by the keyword **assign**, followed by a Boolean expression; the assignment is *continuous* in the sense that it always (i.e., for the duration of a simulation) governs the relationship between D and A and B , and between E and C and D , just as the output of a logic gate is always determined by the inputs to the gate and the function of the gate. Verilog uses the logic operator symbols &&, ||, and ! to represent the logical operators AND, OR, and NOT, respectively. These keywords are not logic gates, but a synthesis tool may associate gates with them.

The *port list* of a module is the interface between the module and its

environment. In the model *or_and*, the ports are the inputs (A, B, C) and the output (E) of the circuit. The *mode*, or direction, of a port distinguishes between *inputs*, *outputs*, and *inouts* (bidirectional) ports. The logic values of the inputs to a circuit are determined by the environment; the logic values of the outputs are determined within the circuit and result from the action of the inputs on the circuit. The logic value of an inout port may be determined by the environment or by the internal logic of the module. The port list is enclosed in parentheses, and commas are used to separate elements of the list. The statement is terminated with a semicolon (;). In our examples, all keywords (which must be in lowercase) are printed in bold for clarity, but that is not a requirement of the language. Next, the keywords **input** and **output** specify which of the ports are inputs and which are outputs. Internal connections, such as D, are declared as wires. Note that, with correct interpretation of the language operators, the continuous assignment statements in the model implicitly describe the schematic shown in [Fig. 3.35](#).

Practice Exercise 3.12 – Verilog

1. Write a continuous assignment statement that describes Y in the logic diagram in [Fig. PE3.12](#), where A, B, C, and D are Boolean variables.




FIGURE PE3.12

Answer: `assign Y=((!(A)| |B))&&C`

Verilog Example 3.2

1. This example develops a Verilog model of a circuit having inputs A, B, C, D and outputs E, F, with functionality specified by the following Boolean expressions:

$$E=A+BC+B'D \quad F=B'C+BC'D'$$

Answer:

```

module Circuit_Boolean_CA (E, F, A, B, C, D);
  output E, F;
  input A, B, C, D;
  assign E = A || (B && C) || ((!B) && D);
  assign F = ((!B) && C) || (B && (!C) && (!D));
endmodule

```

Two continuous assignment statements describe the Boolean equations for E and F . This description illustrates that the declaration of the modes of the ports may follow the port list, rather than be included in it. The values of E and F during simulation are determined dynamically by the values of A , B , C , and D . A simulator will detect when the test bench changes a value of one or more of the inputs. When this happens, the simulator updates, if necessary, the values of E and F . The continuous assignment mechanism is so named because the relationship between the assigned value and the variables is permanent. The mechanism acts just like combinational logic, and has a gate-level equivalent circuit.

VHDL—Design Encapsulation

A design encapsulation in VHDL has two parts: an **entity** and an **architecture**. A VHDL **entity** (1) provides a name by which a design can be identified, and (2) specifies the interface of the design with its environment. The name and direction (i.e., *mode*) of each interface signal and its data type are declared in the port of the entity. The syntax template of an *entity* is given below:

```

entity name_of_entity is
  port (names_of_signals : mode_of_signals signal_type;
        names_of_signals : mode_of_signals signal_type;
        .
        .
        .
        names_of_signals : mode_of_signals signal_type);
end name_of_entity;

```

A simple example is given by:

```

entity Simple_Example is
  port (y_out: out bit; x_in: in bit);
end Simple_Example;

```

Any architecture that is paired with the entity can use the declared port signals to describe the logic it represents, without having to re-declare the signals. An identifier that appears in a port is implicitly a signal.⁷ Signals are implemented in hardware as the electrical connections of a circuit, and they represent the logical data that is processed by a circuit. The syntax template for a declaration of a *signal* is defined as

⁷ VHDL also has variables, like other software languages, but only signals may be declared in a port.

```
signal list_of_signal_names: signal_type;
```

The identifiers that are declared in the port of an entity are implicitly signals, and are available to any architecture associated with the entity. A signal declared within an architecture is local to the architecture in which it is declared, that is, it can be referenced only within that architecture. An output signal in the port of an entity can be read externally.

The functional description of a design is provided by an **architecture**, which describes how the outputs of an entity are formed from its inputs. A given design may have a variety of descriptions, allowing more than one architecture to be associated with an entity. An architecture has the following syntax template:

```
architecture architecture_name of entity_name is  
    declarations_of_data_types  
    declarations_of_signals  
    declarations_of_constants  
    definitions_of_functions  
    definitions_of_procedures  
    declarations_of_components  
begin  
    concurrent_statements  
end [architecture]8 architecture_name;
```

The concurrent statements that may be declared within an architecture are (1) component instantiations, (2) signal assignments, and (3) process statements.

VHDL is not a case sensitive language. Language keywords are shown in bold font in the VHDL text only for emphasis.

VHDL Example 3.1

Figure 3.36 depicts *or_and_vhdl*, a VHDL entity-architecture pair for a simple logic circuit. The entity identifies and specifies the mode and type of all of the inputs and outputs of the circuit. In VHDL the keyword names of allowed port modes (directions) are **in**, **out**, **inout**, and **buffer**. An **inout** port is bidirectional—one whose value can be generated within the architecture of the module and externally as well. A **buffer** declares that the port is an output but is also read within the module, for example, in a signal assignment.




FIGURE 3.36

Entity-Architecture pair for *or_and_vhdl*

The entity *or_and_vhdl* provides an interface between the architecture and its external environment. In this example the interface is a **port** consisting of three named *input* signals (*A*, *B*, and *C*) and one *output* signal (*E*). In general, a **port** statement identifies the input and output signals of the circuit, their direction (**in**, **out**, **inout**, **buffer**), and their data type (e.g., *std_logic*). Signals may be listed in any order in a port. The architecture here includes an internal signal, *D*, having type *std_logic*. Signal *D* connects the output of the OR gate to an input of the AND gate, but is not part of the entity because it does not connect to the world outside *or_and_vhdl*. Signal *D* is not visible at the interface to the environment.

The descriptive style used in this architecture (below); is based on Boolean equations. It uses VHDL's built-in data operators⁹ to declare signal assignments using the Boolean expressions and equations implied by the schematic in [Fig. 3.36](#). The signal assignment operator (\leq) and the accompanying Boolean expression specifies how a logic signal is formed from the values of other signals. The signal assignment statements in the architecture *Boolean_Equations* of entity *or_and_vhdl* specify how a simulator determines the values of *D* and *E* from *A*, *B*, and *C*.

⁹ In a VHDL signal assignment statement, \leq denotes a *signal assignment* operator; “**or**” and “**and**” are logical operators. The syntax of various forms of a signal assignment statement is given in [Chapter 4](#).

```
library ieee;
use ieee.std_logic_1164.all;

entity or_and_vhdl is
  port (A, B, C: in std_logic; E: out std_logic);
end or_and_vhdl;

architecture Boolean_Equations of or_and_vhdl is
  signal D: std_logic;
begin
  D <= A or B;
  E <= C and D;
end Boolean_Equations ;
```

The reference to **library** *ieee* in this example indicates that the data types are specified by the standard IEEE library. The data type *std_logic* is a type defined in the language standard *ieee.std_logic_1164*, but it is not part of the VHDL language standard. We will discuss it in more detail later. Note, though, that every file containing a VHDL model that references the data types in *ieee.std_logic_1164* must contain the library/use statements referencing *ieee.std_logic_1164*.

Practice Exercise 3.13 – VHDL

1. Write a signal assignment statement that implements the logic diagram in [Fig. PE3.13](#).




FIGURE PE 3.13

Answer: $F \leq (\text{not}((\text{not } A) \text{ or } B)) \text{ and } C;$

Structural (Gate-Level) Modeling

[Example 3.1](#) constructed Verilog and VHDL models based on the Boolean equations implied by the logic diagram of a circuit. Another approach is to use language constructs directly to form a structural model of a circuit. Structural models describe how a circuit is composed of other interconnected elements, such as logic gates or functional blocks.

Verilog

Verilog has a family of built-in structural objects, called *primitives*, that enable direct modeling of combinational logic. For our purposes, the important keyword names of the Verilog primitives are **and**, **nand**, **or**, **nor**, **xor**, **xnor**, **buf**, **not**, **bufif0**, **bufif1**, **notif0**, and **notif1**. They will be described briefly here.¹⁰ Most Verilog primitives are multiple-input primitives—they automatically accommodate two or more inputs. Thus, the same keyword denotes a two-input or a five-input gate.

¹⁰ Also see Section 4.12.

Verilog Example 3.3 (Structural Modeling with Primitives)

A structural model of the circuit in [Fig. 3.37](#), *and_or_prop_delay*, is

specified by a list of (predefined) *primitive* gates, each identified by a descriptive keyword (i.e., **and**, **not**, **or**). The circuit has one internal connection, between gates *G1* and *G3*. The gates are connected by *w1*, which is declared with the keyword **wire**. The elements of the list are referred to as *instantiations* of a gate, each of which is referred to as a *gate instance*, or *primitive instance*. Each *gate instance* consists of a primitive name, an optional instance name (such as *G1*, *G2*, and so on) followed by a list of comma-separated gate output and inputs and enclosed within parentheses. A rule of the language is that the output of a primitive gate must be listed first, followed by the inputs. For example, the OR gate of the schematic is represented by the **or** primitive, has instance name *G3*, and has output *D* and inputs *w1* and *E*. (Note: Although the output of a primitive must be listed first, the inputs and outputs of a module may be listed in any order.) The module description ends with the keyword **endmodule**. Each statement must be terminated with a semicolon, but a semicolon after **endmodule** is not required.




FIGURE 3.37

Schematic for *and_or_prop_delay*

The gates within a module may be listed in any order. They operate concurrently in simulation. A signal can affect simultaneously all of the gates to which it is connected as an input. Each affected gate independently determines and schedules events¹¹ for its output.

¹¹ The term *event* denotes a change in the logic value of a signal.

Verilog primitives have built-in logic determining their behavior. The optional user-specified propagation delays (e.g., 30 ns) determine the time interval between a change to the input signal of a gate and the effect apparent at the output of the gate, that is, the model reflects the fact that

the input/output time response of a physical logic gate is not instantaneous.[12](#)

[12](#) The timescale directive ('timescale 1 ns / 1 ps) specifies that the numerical values in the model are to be interpreted in units of nanoseconds, with a precision of picoseconds. This information would be used by a simulator.

```
'timescale 1 ns / 1 ps                                // time units / r
module and_or_prop_delay (
    input A, B, C;
    output D, E);
);
    wire w1;

    and G1 #30 (w1, A, B);                                // Prop delay: 30 ns
    not G2 #10 (E, C);                                    // Prop delay: 10 ns
    or G3 #20 (D, w1, E);                                // Prop delay: 20 ns
endmodule
```

It is important to understand the distinction between the terms *declaration* and *instantiation*. The declaration of a Verilog module specifies the input–output behavior of the hardware that it represents. Predefined primitives are not declared, because their definition is specified by the language and is not subject to change by the user. Primitives are used (i.e., instantiated), just as gates are used to populate a printed circuit board. We'll see that once a module has been declared, it may be used (instantiated) within another module in the design. The sequential ordering of the statements instantiating gates in the model has no significance and does not specify a sequence of computations.

A Verilog model is a *descriptive* model. *and_or_prop_delay* specifies which primitives form the circuit and how they are connected. The input–output behavior of the circuit is implicitly specified by the description because the behavior of each logic gate is predefined. Thus, a Verilog HDL-based model can be used to simulate the circuit that it represents. The gates within a module operate concurrently in simulation. It is essential to realize that the statements that instantiate the gates in an architecture are not a recipe for computing the value of some signal, as they might be in an ordinary programming language that prescribes sequential execution of statements. The order in which gates are

referenced during simulation depends on the activity of the signals in the design, not on the order in which the statements are listed. An event (i.e., transition) of a signal activates all of the gates to which it is connected as an input. Each affected gate is evaluated to determine and schedule an event for its output. Physical hardware behaves the same way.

Gate Delays

All physical circuits exhibit a propagation delay between the transition of an input and a resulting transition of an output. When an HDL model of a circuit is simulated, it is sometimes necessary to specify the amount of delay from the input to the output of its gates. In Verilog, the propagation delay of a gate is specified in terms of *time units* and by the symbol #. The numbers associated with time delays in Verilog are dimensionless. The association of a time unit with physical time is made with the ‘**timescale**’ compiler directive. (Compiler directives start with the (‘) back quote, or grave accent, symbol.) Such a directive is specified before the declaration of a module and applies to all numerical values of time in the code that follows. An example of a timescale directive is

```
t`imescale 1 ns/100 ps
```

The first number specifies the unit of measurement for time delays. The second number specifies the precision for which the delays are rounded off, in this case to 0.1 ns. If no timescale is specified, a simulator may display dimensionless values or default to a certain time unit, usually 1 ns (= 10^{-9} s). Our examples will use only the default time unit.

The simple circuit in [Fig. 3.37](#) has propagation delays specified for each gate. The **and**, **or**, and **not** gates have a time delay of 30, 20, and 10 ns, respectively. If the circuit is simulated and the inputs change from A, B, C=0, to A, B, C=1, the outputs change as shown in [Table 3.5](#) (calculated by hand or generated by a simulator). The output of the inverter at E changes from 1 to 0 after a 10 ns delay. The output of the AND gate at w1 changes from 0 to 1 after a 30 ns delay. The output of the OR gate at D changes from 1 to 0 at t=30 ns and then changes back to 1 at t=50 ns. In both cases, the change in the output of the OR gate results from a change in its inputs 20 ns earlier. It is clear from this result that although output D eventually returns to a final value of 1 after the input changes, the gate delays produce

a negative spike that lasts 20 ns before the final value is reached.

Table 3.5 Output of Gates after Delay

		Input Output					
		Time Units (ns)					
		<i>A B C E w1 D</i>					
Initial	—	0	0	0	1	0	1
Change	—	1	1	1	1	0	1
	10	1	1	1	0	0	1
	20	1	1	1	0	0	1
	30	1	1	1	0	1	0
	40	1	1	1	0	1	0
	50	1	1	1	0	1	1

To simulate a circuit with an HDL, it is necessary to apply inputs to the circuit so that the simulator will generate an output response. An HDL description that provides the stimulus to a design is called a *test bench*. Test benches are explained in more detail at the end of [Section 4.12](#). Here, we demonstrate the procedure without dwelling on too many

details.

A test bench for *and_or_prop_delay* is given below:

```
// Test bench for and_or_prop_delay

module t_and_or_prop_delay;
    wire D, E;
    reg A, B, C;
    and_or_prop_delay M_UUT (A, B, C, D, E);    // Instance name (

    initial begin
        A = 1'b0; B = 1'b0; C = 1'b0;
        #100 A = 1'b1; B = 1'b1; C = 1'b1;
    end

    initial #200 $finish;
endmodule
```

In its simplest form, a test bench module contains a signal generator and an instantiation of the model that is to be verified. Note that the test bench (*t_and_or_prop_delay*) has no input or output ports, because it does not interact with its environment. In general, we prefer to name the test bench with the prefix *t_* prepended to the name of the module that is to be tested by the test bench, but that choice is left to the designer. Within the test bench, the stimulus signals that are to be the inputs to the circuit are declared with keyword **reg** and the signals that are connected to the outputs of the circuit are declared with the keyword **wire**. The module *and_or_prop_delay* is *instantiated* with the user-chosen instance name M_UUT (module unit under test). Every instantiation of a module must include a unique *instance name*. Note that using a test bench is similar to testing actual hardware by attaching signal generators to the inputs of a circuit and attaching probes (wires) to the outputs of the circuit.

Hardware signal generators are not used to verify an HDL model. Instead, the entire simulation exercise is done with software models executing on a digital computer under the direction of an HDL simulator. The waveforms of the input signals are abstractly modeled (generated) by Verilog statements specifying waveform values and transitions. The **initial** keyword is accompanied by a set of statements that begin executing when the simulation is initialized; the signal activity associated with **initial** terminates execution when the last statement has finished executing. The **initial** statements are commonly used to describe waveforms in a test bench. The set of statements to be executed is called a *block statement* and

consists of several statements enclosed by the keywords **begin** and **end**. They are executed sequentially, in the order in which they are listed.

The action specified by an **initial** block begins when the simulation is launched, and the statements are executed in sequence, subject to time delays (e.g., #100), left to right, from top to bottom, by a simulator in order to provide the input to the circuit. Initially, $A, B, C=0$. (A, B , and C are each set to 1'b0, which signifies one binary digit with a value of 0.) After 100 ns, the inputs change to $A, B, C=1$. After another 100 ns, the simulation terminates at time 200 ns. A second **initial** statement uses the **\$finish** system task to terminate the simulation. If a statement is preceded by a delay value (e.g., #100), the simulator postpones executing the statement, and any following statements, until the specified time delay has elapsed. The timing diagram of waveforms that result from the simulation of *and_or_prop_delay* is shown in [Fig. 3.38](#). The total simulation generates waveforms over an interval of 200 ns. The inputs A, B , and C change from 0 to 1 at $t=100$ ns. Because of propagation delays, output E is unknown for the first 10 ns (denoted by shading), and output D is unknown for the first 30 ns. Output E goes from 1 to 0 at 110 ns. Output D goes from 1 to 0 at 130 ns and back to 1 at 150 ns.




FIGURE 3.38

[Description](#)

VHDL Example 3.2 (Structural Modeling with Components)

VHDL does not have built-in combinational logic elements corresponding to logic gates; instead, the design units for structural modeling have to be built as “user-defined *components*,” which are modeled with the built-in language operators (the built-in binary logic operators are **and**, **or**, **nand**, **nor**, **xor**, and **xnor**). Once built, components can be used to build more complex structural models. Thus, structural modeling in VHDL is an indirect process of building components before building a structure using components.

The schematic shown in [Fig. 3.39](#) is a structural description, that is, a connection of logic gates. To write a structural model of the circuit in VHDL code, we first build components *and2_gate*, *or2_gate*, and *inv_gate* observing the following syntax template and including the indicated propagation delays (optionally) in signal assignment statements.[13](#)

[13](#) Propagation delay is optional in a signal assignment statement.

```
component component_name
  port (signal_names : mode signal_type;
        signal_names : mode signal_type;
        . : .
        signal_names : mode signal_type);
end component;

-- Model for 2-input and-gate component14

library ieee;
use ieee.std_logic_1164.all;

entity and2_gate is
  port (A, B: in std_logic; w1: out std_logic);
end and2_gate;

architecture Boolean_Operator of and2_gate is
begin
```



```

    w1 <= A and B after 30 ns; -- Logic operator with propagation
end architecture Boolean_Operator;

-- Model for 2-input or-gate component

library ieee;
use ieee.std_logic_1164.all;

entity or2_gate is
    port (w1, E: in std_logic; D: out std_logic);
end or2_gate;

architecture Boolean_Operator of or2_gate is
begin
    D <= w1 or E after 20 ns; -- Logic operator
end architecture Boolean_Operator;

-- Model for inverter component

library ieee;
use ieee.std_logic_1164.all;

entity inv_gate is
    port (A: in std_logic; B: out std_logic);
end inv_gate;

architecture Boolean_Operator of inv_gate is
begin
    B <= not A after 10 ns;
end architecture Boolean_Operator;

```




FIGURE 3.39

Entity-architecture for a structural model of

and_or_prop_delay_vhdl

Next, we declare an entity-architecture pair for *and_or_prop_delay_vhdl*. The components to be used are listed with their ports; the internal signal *w1* is declared; and then components are instantiated to create a structural model.¹⁵ Each instantiation has a unique instance name (*G1*, *G2*, *G3*).

¹⁵ A component is defined only once within an architecture, but it may be instantiated multiple times.

```
library ieee;
use ieee.std_logic_1164.all;

entity and_or_prop_delay_vhdl is
    port (A, B, C: in std_logic; D: out std_logic; E: buffer std_
end Simple_Circuit_vhdl;

architecture Structure of and_or_prop_delay is
    component and2_gate          -- Component declaration
    port (w1: out std_logic; A, B: in std_logic);
    end component;

    component or2_gate           -- Component declaration
    port (w1: out std_logic; A, B: in std_logic);
    and component;

    component inv_gate           -- Component declaration
    port (B: out std_logic; A: in std_logic);
    end component;

    signal w1: std_logic;

begin
    -- Component instantiations
    G1: and2_gate    port map (w1, A, B);
    G2: inv_gate     port map (E, C);
    G3: or2_gate     port map (D, w1, E);

end architecture Structure;
```

Note: The port maps of the components in the preceding example associate by position the names of the ports in the instantiated component with the ports of the declared component. That mechanism is error-prone because it is easy to mistakenly write port names out of order. An alternative style, that is safer and essential when there are many signals in a port, associates the signals of a port's elements by name, in any order, that is, the *formal* names of the ports are associated with the *actual* names of the ports.¹⁶ For example, the gates of *Structure* can be instantiated as follows:

¹⁶ The association syntax is *formal_name => actual_name*. In this example the formal and actual names are identical. In general, the formal name is defined when the component is declared; the actual name is defined by the instantiation. A formal name may be associated with multiple actual names when a component is instantiated multiple times.

```
G1: and2_gate    port map (B => B w1 => w1, A => A, );  
G2: inv_gate    port map (E => E, C => C);  
G3: or2_gate    port map (E => E, D => D, w1 => w1);
```

In summary, the process of creating a structural model (1) creates components, (2) declares the components within the top-level architecture, including their ports, (3) instantiates the components and (4) defines port maps making the interconnections of the components forming the structure.

A VHDL structural model is verbose compared to a Verilog model having the same functionality. The process of creating a structural VHDL model is indirect, and requires more coding effort than modeling with the language operators. Nonetheless, the simulated behavior of *and_or_prop_delay_vhdl* is identical to that of the corresponding Verilog model, as shown in [Fig. 3.38](#).

VHDL Packages, Libraries, and Logic Systems

The VHDL mechanisms of libraries and packages promote efficient code, reduced verbosity, and sharing among members of a design team. A *package* provides a repository for declarations that may be common to several design units. A package may have an optional body, which could contain declarations of components, as well as functions, and procedures supporting behavioral models.

A *package statement* has the syntax:

```
package package_name is
```

```

    [type_declarations]
    [signal_declarations]
    [constant_declarations]
    [component_declarations]
    [function_declarations]
    [procedure_declarations]
end package package_name;

package body package_name is
    [constant_declarations]
    [function_definitions]
    [procedure_definitions]
end [package body][package_name];

```

Signals declared in a package are global signals—they can be referenced by any design entity that use the package.

The package *ieee_std_logic_1164* is not part of the VHDL language. This package defines a 9-valued logic system, which is widely used in industry to model and simulate circuits, especially those based on CMOS technology. The symbols of the standard logic values are given in [Table 3.6](#), which specifies logic values that models may assign to signals in a simulation. Of these, the four values 0, 1, X, and Z are widely used, with X representing a signal whose value is ambiguous, possibly because there are multiple drivers, and Z representing a high impedance condition, as happens if a terminal of a device is unconnected and floating. The don't care value (-) allows a synthesis tool to choose a signal assignment to more efficiently simplify Boolean logic. Weak values are used in modeling logic circuits at the CMOS transistor level and will not be considered in this text.

Table 3.6 Logic Symbols of the IEEE_std_logic_1164 Package

‘U’ Uninitialized

‘X’ Strong drive, unknown logic value

‘0’ Strong drive, logic 0

‘1’ Strong drive, logic 1

‘Z’ High impedance

‘W’ Weak drive, unknown logic value

‘L’ Weak drive, logic 0

‘H’ Weak drive, logic 1

‘-’ Don’t care

If components are declared within a package they may be referenced by the architecture of any entity whose declaration is preceded by the related package statement. This practice eliminates, for example, the need to have multiple declarations of the gates within the entities of a design. Each entity that uses a gate that is declared in a package needs only to instantiate it within its architecture.

A VHDL *library* is a more general repository containing packages and the compiled models declared in the packages.¹⁷ The preceding examples illustrate how the contents of a package may be referenced—note that each entity is preceded with the following pair of statements:

¹⁷ The compilers in VHDL-based design tools automatically generate a design-specific library named *work*, which serves as a repository for the compiled files of a design project.

```
library ieee;  
use ieee.std_logic_1164.all;
```

The first statement identifies a specific library (ieee); the second statement identifies within that library, by a “**use**” clause, a package to be compiled in its entirety.[18](#)

[18](#) Replacing *.all* by *.all.and2_gate* would restrict access to a particular model (*and2_gate*) within the package.

Packages and libraries simplify structural design because components that are held within a package do not have to be re-declared before they are instantiated within an architecture.

3.10 TRUTH TABLES IN HDLs

The preceding examples have illustrated HDL models of logic circuits described by Boolean equations and by logic gates. Combinational logic may also be described by a truth table. Not all HDLs support truth table descriptions of digital logic.

Verilog—User-Defined Primitives

The logic gates used in Verilog descriptions with keywords **and**, **or**, **etc.**, **are** defined by the system and are referred to as *system primitives*. (*Caution: Other languages may use these words differently.*) The user can create additional primitives by defining them in tabular form. These types of circuits are referred to as *user-defined primitives* (UDPs). One way of specifying a digital circuit in tabular form is by means of a truth table. UDP descriptions do not use the keyword pair **module . . . endmodule**. Instead, they are declared with the keyword pair **primitive . . . endprimitive**.

Verilog [Example 3.4](#) defines a UDP with a truth table. It proceeds according to the following general rules:

- A UDP is declared with the keyword **primitive**, followed by a name and port list.
- There can be only one output, and it must be listed first in the port list and declared with keyword **output**.
- There can be any number of inputs. The order in which they are listed in the **input** declaration must conform to the order in which they are given values in the table that follows.
- The truth table is enclosed within the keywords **table** and **endtable**.
- The values of the inputs are listed in order, ending with a colon (:). The output is always the last entry in a row and is followed by a semicolon (;).

- The declaration of a UDP ends with the keyword **endprimitive**.

Verilog Example 3.4 (User-Defined Primitive)

```
// Verilog model: User-defined Primitive
primitive UDP_02467 (D, A, B, C);
  output D;
  input  A, B, C;
  //Truth table for D = f (A, B, C) =  $\Sigma(0, 2, 4, 6, 7)$ ;
  table
//A      B      C      :      D      // Column header comment
0        0        0      :      1;
0        0        1      :      0;
0        1        0      :      1;
0        1        1      :      0;
1        0        0      :      1;
1        0        1      :      0;
1        1        0      :      1;
1        1        1      :      1;
  endtable
endprimitive
// Instantiate primitive
// Verilog model: Circuit instantiation of Circuit_UDP_02467
module Circuit_with_UDP_02467 (e, f, a, b, c, d);
  output e, f;
  input  a, b, c, d;
  UDP_02467      (e, a, b, c);
  and            (f, e, d); // Optional gate instance name omitted
endmodule
```

Note that the variables listed at the top of the table are part of a comment and are shown only for clarity. The system recognizes the variables by the order in which they are listed in the input declaration. A user-defined primitive can be instantiated in the construction of other modules (digital circuits), just as the system primitives are used. For example, the declaration

```
Circuit_with_UDP_02467(E,F,A,B,C,D);
```

will produce a circuit that implements the hardware shown in [Fig. 3.40](#).




FIGURE 3.40

Schematic for *Circuit with_UDP_02467*

Although Verilog HDL uses this kind of description for UDPs only, other HDLs and computer-aided design (CAD) systems use other procedures to specify digital circuits in tabular form. The tables can be processed by CAD software to derive an efficient gate structure of the design. None of Verilog's predefined primitives describes sequential logic. The model of a sequential UDP requires that its output be declared as a **reg** data type, and that a column be added to the truth table to describe the next state. So the columns are organized as inputs : state : next state.

In this section, we introduced the HDLs and presented simple examples to illustrate alternatives for modeling combinational logic. A more detailed presentation of modeling with HDLs can be found in the next chapter. The reader familiar with combinational circuits can go directly to [Section 4.12](#) to continue with this subject.

VHDL—Truth Tables

VHDL does not support truth tables directly. Instead, a truth table has to be converted into a set of Boolean equations, which can be described by signal assignment statements.

PROBLEMS

(Answers to problems marked with * appear at the end of the text.)

1. 3.1* Simplify the following Boolean functions, using three-variable K-maps:

1. $F(x, y, z) = \Sigma(0, 2, 4, 5)$

2. $F(x, y, z) = \Sigma(0, 2, 4, 5, 6)$

3. $F(x, y, z) = \Sigma(0, 1, 2, 3, 5)$

4. $F(x, y, z) = \Sigma(1, 2, 3, 7)$

2. 3.2 Simplify the following Boolean functions, using three-variable K-maps:

1. (a)* $F(x, y, z) = \Sigma(0, 1, 5, 7)$

2. (b)* $F(x, y, z) = \Sigma(1, 2, 3, 6, 7)$

3. (c) $F(x, y, z) = \Sigma(2, 3, 4, 5)$

4. (d) $F(x, y, z) = \Sigma(1, 2, 3, 5, 6, 7)$

5. (e) $F(x, y, z) = \Sigma(0, 2, 4, 6)$

6. (f) $F(x, y, z) = \Sigma(3, 4, 5, 6, 7)$

3. 3.3* Simplify the following Boolean expressions, using three-variable K-maps:

1. (a)* $F(x, y, z) = xy + x'y'z' + x'yz'$

2. (b)* $F(x, y, z) = x'y' + yz + x'yz'$

3. (c)* $F(x, y, z) = x'y + yz' + y'z'$

4. (d) $F(x, y, z) = x'yz + xy'z' + xy'z$

4. 3.4 Simplify the following Boolean functions, using K-maps:
 1. (a)* $F(x, y, z) = \Sigma(2, 3, 6, 7)$
 2. (b)* $F(A, B, C, D) = \Sigma(4, 6, 7, 15)$
 3. (c)* $F(A, B, C, D) = \Sigma(3, 7, 11, 13, 14, 15)$
 4. (d)* $F(w, x, y, z) = \Sigma(2, 3, 12, 13, 14, 15)$
 5. (e) $F(w, x, y, z) = \Sigma(11, 12, 13, 14, 15)$
 6. (f) $F(w, x, y, z) = \Sigma(8, 10, 12, 13, 14)$
 7. (g) $F(w, x, y, z) = \Sigma(0, 1, 4, 5, 10, 11, 14, 15)$
 8. (h) $F(w, x, y, z) = \Sigma(2, 3, 6, 7, 8, 9, 12, 13)$
5. 3.5 Simplify the following Boolean functions, using four-variable K-maps:
 1. (a)* $F(w, x, y, z) = \Sigma(1, 4, 5, 6, 12, 14, 15)$
 2. (b)* $F(A, B, C, D) = \Sigma(2, 3, 6, 7, 12, 13, 14)$
 3. (c) $F(w, x, y, z) = \Sigma(1, 3, 4, 5, 6, 7, 9, 11, 13, 15)$
 4. (d)* $F(A, B, C, D) = \Sigma(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$
6. 3.6 Simplify the following Boolean expressions, using four-variable K-maps:
 1. (a)* $A'B'C'D' + AC'D' + B'CD' + A'BCD + BC'D$
 2. (b)* $x'z + w'xy' + w(x'y + xy')$
 3. (c) $A'B'C'D + AB'D + A'BC' + ABCD + AB'C$
 4. (d) $A'B'C'D' + BC'D + A'C'D + A'BCD + ACD'$
7. 3.7 Simplify the following Boolean expressions, using four-variable K-maps:

1. (a)* $w'z+xz+x'y+wx'z$
 2. (b) $AD'+B'C'D+BCD'+BC'D$
 3. (c)* $AB'C+B'C'D'+BCD+ACD'+A'B'C+A'BC'D$
 4. (d) $wxy+xz+wx'z+w'x$
8. 3.8 Find the minterms of the following Boolean expressions by first plotting each function in a K-map:
1. (a)* $xy+yz+xy'z$
 2. (b)* $C'D+ABC'+ABD'+A'B'D$
 3. (c) $wyz+w'x'+wxz'$
 4. (d) $A'B+A'CD+B'CD+BC'D'$
9. 3.9 Find all the prime implicants for the following Boolean functions, and determine which are essential:
1. (a)* $F(w, x, y, z) = \Sigma(0, 2, 4, 5, 6, 7, 8, 10, 13, 15)$
 2. (b)* $F(A, B, C, D) = \Sigma(0, 2, 3, 5, 7, 8, 10, 11, 14, 15)$
 3. (c) $F(A, B, C, D) = \Sigma(2, 3, 4, 5, 6, 7, 9, 11, 12, 13)$
 4. (d) $F(w, x, y, z) = \Sigma(1, 3, 6, 7, 8, 9, 12, 13, 14, 15)$
 5. (e) $F(A, B, C, D) = \Sigma(0, 1, 2, 5, 7, 8, 9, 10, 13, 15)$
 6. (f) $F(w, x, y, z) = \Sigma(0, 1, 2, 5, 7, 8, 10, 15)$
10. 3.10 Simplify the following Boolean functions by first finding the essential prime implicants:
1. (a) $F(w, x, y, z) = \Sigma(0, 2, 5, 7, 8, 10, 12, 13, 14, 15)$
 2. (b) $F(A, B, C, D) = \Sigma(0, 2, 3, 5, 7, 8, 10, 11, 14, 15)$
 3. (c)* $F(A, B, C, D) = \Sigma(1, 3, 4, 5, 10, 11, 12, 13, 14, 15)$

4. (d) $F(w, x, y, z) = \Sigma(0, 1, 4, 5, 6, 7, 9, 11, 14, 15)$
 5. (e) $F(A, B, C, D) = \Sigma(0, 1, 3, 7, 8, 9, 10, 13, 15)$
 6. (f) $F(w, x, y, z) = \Sigma(0, 1, 2, 4, 5, 6, 7, 10, 15)$
11. 3.11 Using K-maps for F and F' , convert the following Boolean function from a sum-of-products form to a simplified product-of-sums form.
- $F(w, x, y, z) = \Sigma(0, 1, 2, 5, 8, 10, 13)$
12. 3.12 Simplify the following Boolean functions:
1. (a) $F(A, B, C, D) = \prod(1, 3, 5, 7, 13, 15)$
 2. (b) $F(A, B, C, D) = \prod(1, 3, 6, 9, 11, 12, 14)$
13. 3.13 Simplify the following expressions to (1) sum-of-products and (2) products-of-sums:
1. (a) $A'C' + B'C' + BC' + AB$
 2. (b) $ACD' + C'D + AB' + ABCD$
 3. (c) $(A' + B + D')(A' + B' + C')(A' + B' + C)(B' + C + D')$
 4. (d) $BCD' + ABC' + ACD$
14. 3.14 Give three possible ways to express the following Boolean function with eight or fewer literals:
- $F = A'BC'D + AB'CD + A'B'C' + ACD'$
15. 3.15 Simplify the following Boolean function F , together with the don't-care conditions d , and then express the simplified function in sum-of-minterms form:
1. (a) $F(x, y, z) = \Sigma(0, 1, 4, 5, 6)$ $d(x, y, z) = \Sigma(2, 3, 7)$
 2. (b) $F(A, B, C, D) = \Sigma(0, 6, 8, 13, 14)$ $d(A, B, C, D) = \Sigma(2, 4, 10)$

3. (c) $F(A, B, C, D) = \Sigma(5, 6, 7, 12, 14, 15)$

4. (d) $F(A, B, C, D) = \Sigma(4, 12, 7, 2, 10)$

$$d(A, B, C, D) = \Sigma(3, 9, 11, 15) \quad d(A, B, C, D) = \Sigma(0, 6, 8)$$

16. 3.16 Simplify the following functions, and implement them with two-level NAND gate circuits:

1. $F(A, B, C, D) = AC'D' + A'C + ABC + AB'C + A'C'D'$

2. $F(A, B, C, D) = A'B'C'D + CD + AC'D$

3. $F(A, B, C, D) = (A' + C' + D')(A' + C')(C' + D')$

4. $F(A, B, C, D) = A' + B + D' + B'C$

17. 3.17* Draw (a) a NAND logic diagram that implements the complement of the following function:

$$F(A, B, C, D) = \Sigma(0, 1, 2, 3, 6, 10, 11, 14),$$

and (b) repeat for a NOR logic diagram.

18. 3.18 Draw (a) a logic diagram using only two-input NOR gates to implement the following function:

$$F(A, B, C, D) = (A \oplus B)'(C \oplus D),$$

and (b) repeat for a NAND logic diagram.

19. 3.19 Simplify the following functions, and implement them with two-level NOR gate circuits:

1. (a)* $F = wx' + y'z' + w'yz'$

2. (b) $F(w, x, y, z) = \Sigma(0, 3, 12, 15)$

3. (c) $F(x, y, z) = [(x+y)(x'+z)]'$

20. 3.20 Draw (a) the multiple-level NOR circuit for the following expression:

$$CD(B+C)A+(BC'+DE'),$$

and (b) repeat (a) for a NAND circuit.

21. 3.21 Draw (a) the multiple-level NAND circuit for the following expression:

$$w(x+y+z)+xyz,$$

and (b) repeat (a) for a NOR circuit.

22. 3.22 Convert the logic diagram of the circuit shown in [Fig. 4.4](#) into a multiple-level NAND circuit.

23. 3.23 Implement the following Boolean function F , together with the don't-care conditions d , using no more than two NOR gates:

$$F(A, B, C, D) = \Sigma(2, 4, 10, 12, 14), \quad d(A, B, C, D) = \Sigma(0, 1, 5, 8)$$

Assume that both the normal and complement inputs are available.

24. 3.24 Implement the following Boolean function F , using the two-level forms of logic (a) NAND-AND, (b) AND-NOR, (c) OR-NAND, and (d) NOR-OR:

$$F(A, B, C, D) = \Sigma(0, 4, 8, 9, 10, 11, 12, 14)$$

25. 3.25 List the eight degenerate two-level forms and show that they reduce to a single operation. Explain how the degenerate two-level forms can be used to extend the number of inputs to a gate.

26. 3.26 With the use of maps, find the simplest sum-of-products form of the function $F=fg$, where

$$f = abc' + c'd + a'cd' + b'cd'$$

and

$$g = (a+b+c'+d')(b'+c'+d)(a'+c+d')$$

27. 3.27 Show that the dual of the exclusive-OR is also its complement.

28. 3.28 Derive the circuits for a three-bit parity generator and a four-bit parity checker using an odd-parity bit.

29. 3.29 Implement the following four Boolean expressions with three half adders:

$$D=A\oplus B\oplus C \quad E=A'BC+AB'C \quad F=ABC'+(A'+B')C \quad G=ABC$$

30. 3.30* Implement the following Boolean expression with exclusive-OR and AND gates:

$$F=AB'CD'+A'BCD'+AB'C'D+A'BC'D$$

31. 3.31 Write an HDL gate-level description of the circuit shown in

1. [Fig. 3.20\(a\)](#)
2. [Fig. 3.20\(b\)](#)
3. [Fig. 3.21\(a\)](#)
4. [Fig. 3.21\(b\)](#)
5. [Fig. 3.24](#)
6. [Fig. 3.25](#)

32. 3.32 Using Verilog continuous assignment statements or VHDL signal assignment statements, write a description of the circuit shown in

1. [Fig. 3.20\(a\)](#)
2. [Fig. 3.20\(b\)](#)
3. [Fig. 3.21\(a\)](#)
4. [Fig. 3.21\(b\)](#)
5. [Fig. 3.24](#)
6. [Fig. 3.25](#)

33. 3.33 The exclusive-OR circuit of [Fig. 3.30\(a\)](#) has gates with a delay of 3 ns for an inverter, a 6 ns delay for an AND gate, and a 8 ns delay for an OR gate. At $t=10$ ns the input of the circuit goes from $xy=00$ to $xy=01$.

1. Draw the signals at the output of each gate from $t=0$ to $t=50$ ns.
2. Write a Verilog or VHDL gate-level description of the circuit, including the delays.
3. Write a stimulus module (i.e., a testbench similar to HDL [Example 3.3](#)), and simulate the circuit to verify the answer in part (a).

34. 3.34 Using Verilog continuous assignments or VHDL signal assignments, write a description of the circuit specified by the following Boolean functions:

$$\text{Out_1} = (A+B')C'(C+D) \quad \text{Out_2} = (C'D+BCD+CD')(A'+B) \quad \text{Out_2} = (AB+C)D+B'C$$

Write a testbench and simulate the circuit's behavior.

35. 3.35* Find the syntax errors in the following Verilog declarations (note that names for primitive gates are optional):

```

module Exmpl-3(A, B, C, D, F)    // Line 1
  inputs A, B, C, Output D, F,  // Line 2
  output B                      // Line 3
  and    g1(A, B, D);           // Line 4
  not    (D, A, C),             // Line 5
  OR     (F, B; C);             // Line 6
endmodule;                     // Line 7

```

36. 3.36 Draw the logic diagram of the digital circuit specified by the following Verilog description:

```

1. module Circuit_A (A, B, C, D, F);
   input  A, B, C, D;
   output F;
   wire   w, x, y, z, a, d;
   or     (x, B, C, d);
   and    (y, a, C);
   and    (w, z, B);

```

```

    and    (z, y, A);
    or     (F, x, w);
    not    (a, A);
    not    (d, D);
endmodule

```

```

2. module Circuit_B (F1, F2, F3, A0, A1, B0, B1);
    output F1, F2, F3;
    input  A0, A1, B0, B1;
    nor    (F1, F2, F3);
    or     (F2, w1, w2, w3);
    and    (F3, w4, w5);
    and    (w1, w6, B1);
    or     (w2, w6, w7, B0);
    and    (w3, w7, B0, B1);
    not    (w6, A1);
    not    (w7, A0);
    xor    (w4, A1, B1);
    xnor   (w5, A0, B0);
endmodule

```

```

3. module Circuit_C (y1, y2, y3, a, b);
    output y1, y2, y3;
    input  a, b;

    assign y1 = a || b;
    and    (y2, a, b);
    assign y3 = a && b;
endmodule

```

37. 3.37 A majority logic function is a Boolean function that is equal to 1 if the majority of the variables are equal to 1, equal to 0 otherwise.

1. Write a truth table for a four-bit majority function.
2. Write a Verilog user-defined primitive for a four-bit majority function.

38. 3.38 Simulate the behavior of *Circuit_with_UDP_02467*, using the stimulus waveforms shown in [Fig. P3.38](#).




FIGURE P3.38

Description

39. 3.39 Using primitive gates, write a Verilog model of a circuit that will produce two outputs, s and c , equal to the sum and carry produced by adding two binary input bits a and b (e.g., $s=1$ and $c=0$ if $a=0$ and $b=1$). (*Hint:* Begin by developing a truth table for s and c .)
40. 3.40 Define components and write a VHDL description of the circuit defined in [Problem 3.39](#).

REFERENCES

- 1. Bhasker, J. 1997. *A Verilog HDL Primer*. Allentown, PA: Star Galaxy Press.
- 2. Ciletti, M. D. 1999. *Modeling, Synthesis and Rapid Prototyping with the Verilog HDL*. Upper Saddle River, NJ: Prentice Hall.
- 3. Hill, F. J. and G. R. Peterson. 1981. *Introduction to Switching Theory and Logical Design*, 3rd ed., New York: John Wiley.
- 4. *IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language* (IEEE Std. 1364-1995). 1995. New York: The Institute of Electrical and Electronics Engineers.
- 5. Karnaugh, M. A Map Method for Synthesis of Combinational Logic Circuits. *Transactions of AIEE, Communication and Electronics*. 72, part I (Nov. 1953): 593–99.
- 6. Kohavi, Z. 1978. *Switching and Automata Theory*, 2nd ed., New York: McGraw-Hill.
- 7. Mano, M. M. and C. R. Kime. 2004. *Logic and Computer Design Fundamentals*, 3rd ed., Upper Saddle River, NJ: Prentice Hall.
- 8. McCluskey, E. J. 1986. *Logic Design Principles*. Englewood Cliffs, NJ: Prentice-Hall.
- 9. Palnitkar, S. 1996. *Verilog HDL: A Guide to Digital Design and Synthesis*. Mountain View, CA: SunSoft Press (a Prentice Hall title).
- 10. *IEEE P1364™-2005/D7 Draft Standard for Verilog Hardware Description Language* (Revision of IEEE Std. 1364-2001). 2005. New York: The Institute of Electrical and Electronics Engineers.

WEB SEARCH TOPICS

- Boolean minimization
- Don't-care conditions
- Emitter-coupled logic
- Espresso software
- Karnaugh map
- Logic simulation
- Logic synthesis
- Open-collector logic
- Quine–McCluskey method
- Verilog
- VHDL
- Wired logic

Chapter 4 Combinational Logic

CHAPTER OBJECTIVES

1. Given its logic diagram, know how to analyze a combinational logic circuit.
2. Understand the functionality of a half adder and a full-adder.
3. Understand the concepts of overflow and underflow.
4. Understand the implementation of a binary adder.
5. Understand the implementation of a binary coded decimal (BCD) adder.
6. Understand the implementation of a binary multiplier.
7. Understand fundamental combinational logic circuits: decoder, encoder, priority encoder, multiplexer, and three-state gate.
8. Know how to implement a Boolean function with a multiplexer.
9. Understand the distinction between gate-level, dataflow, and behavioral modeling with HDLs.
10. Be able to write a gate-level Verilog or VHDL model of a fundamental logic circuit.
11. Be able to write a hierarchical hardware description language (HDL) model of a combinational logic circuit.
12. Be able to write a dataflow model of a fundamental combinational logic circuit.
13. Be able to write a Verilog continuous assignment statement, or a VHDL signal assignment statement.
14. Know how to declare a Verilog procedural block, or a VHDL process.

15. Be able to write a simple testbench.

4.1 INTRODUCTION

Logic circuits for digital systems may be combinational or sequential. A logic circuit is *combinational* if its outputs at any time are a function of only the present inputs [1–5]. A combinational circuit performs an operation that can be specified logically by a set of Boolean functions. In contrast, sequential circuits employ storage elements in addition to logic gates. Their outputs are a function of the inputs and the state of the storage elements. Because the state of the storage elements is a function of *previous* inputs to the circuit, the outputs of a *sequential* circuit depend at any time on not only the present values of inputs but also on past inputs, and the circuit behavior must be specified by a time sequence of inputs and internal states. Sequential circuits are the building blocks of digital systems and are discussed in more detail in [Chapters 5](#) and [8](#).

4.2 COMBINATIONAL CIRCUITS

A combinational circuit consists of an interconnection of logic gates. Combinational logic gates react to the values of the signals at their inputs and produce the value of the output signal, transforming binary information from the given input data to a required output data. A block diagram of a combinational circuit is shown in [Fig. 4.1](#). The n input binary variables come from an external source; the m output variables are produced by the input signals acting on the internal combinational logic circuit, and go to an external destination. Each input and output variable exists physically as an analog signal [1](#) whose values are interpreted to be a binary signal that represents logic 0 and logic 1. (Note: Logic simulators display only 0's and 1's, not the actual analog signals.) In many applications, the source and destination of the signals are storage registers. [2](#) If the circuit includes storage registers with the combinational gates, then the total circuit must be considered to be a sequential circuit.

[1](#) Typically a voltage.

[2](#) See Section 1.8.




FIGURE 4.1

Block diagram of combinational circuit

For n input variables, there are 2^n possible combinations of the binary inputs. For each possible input combination, there is one possible value for each output variable. Thus, a combinational circuit can be specified with a truth table [3](#) that lists the output values for each combination of input

variables. A combinational circuit can also be described by m Boolean functions, one for each output variable. Each output function is expressed in terms of the n input variables.

[3](#) See Section 1.9.

In [Chapter 1](#), we learned about binary numbers and binary codes that represent discrete quantities of information. The binary variables are represented physically by electric voltages or some other type of signal. The signals can be manipulated in digital logic gates to perform the required functions. In [Chapter 2](#), we introduced Boolean algebra as a way to express logic functions algebraically. In [Chapter 3](#), we learned how to simplify Boolean functions to achieve economical (simpler) gate implementations. This chapter uses the knowledge acquired in previous chapters to formulate systematic analysis and design procedures for combinational circuits. Knowing how to work systematically will make efficient use of your time. The solution of some typical examples will provide a useful catalog of elementary functions that are important for the understanding of digital systems. We'll address three tasks: (1) analyze the behavior of a given logic circuit, (2) synthesize a circuit that will have a given behavior, and (3) write synthesizable HDL models for some common circuits.

There are several combinational circuits that are employed extensively in the design of digital systems. These circuits are available in integrated circuits and are classified as standard components. They perform specific digital functions commonly needed in the design of digital systems. In this chapter, we introduce the most important standard combinational circuits, such as adders, subtractors, comparators, decoders, encoders, and multiplexers. These components are available in integrated circuits as medium-scale integration (MSI) circuits. They are also used as *standard cells* in complex very large-scale integrated (VLSI) circuits such as application-specific integrated circuits (ASICs). The standard cell functions are interconnected within the VLSI circuit in the same way that they are used in multiple-IC MSI design.

4.3 ANALYSIS OF COMBINATIONAL CIRCUITS

Analysis of a combinational circuit determines its *functionality*, that is, *the logic function that the circuit implements*. This task starts with a given logic diagram and culminates with a set of Boolean functions, a truth table, or, possibly, an explanation of the circuit operation. If the logic diagram to be analyzed is accompanied by a function name or an explanation of what it is assumed to accomplish, then the analysis problem reduces to a verification of the stated function. The analysis can be performed manually by finding the Boolean functions or truth table or by using a computer simulation program.

The first step in the analysis of a circuit is to make sure that it is combinational and not sequential. **The logic diagram of a combinational circuit has logic gates with no feedback paths or memory elements.** A feedback path is a connection from the output of one gate to the input of a second gate whose output forms part of the input to the first gate. Feedback paths in a digital circuit define a sequential circuit and must be analyzed by special methods and will not be considered here.

Once the logic diagram is verified to be that of a combinational circuit, one can proceed to obtain the output Boolean functions or the truth table. If the function of the circuit is under investigation, then it is necessary to interpret the operation of the circuit from the derived Boolean functions or truth table. The success of such an investigation is enhanced if one has previous experience and familiarity with a wide variety of digital circuits.

To obtain the output Boolean functions of a combinational circuit from its logic diagram, we proceed as follows:

1. With arbitrary, but meaningful, symbols, label the outputs of all gates whose inputs include at least one input of the circuit. Determine the Boolean functions for each gate output.
2. Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean

functions for these gates.

3. Repeat the process outlined in step 2 until the outputs of the circuit are obtained.
4. By repeated substitution of previously defined functions, obtain the output Boolean functions in terms of input variables.

Analysis of the combinational circuit of [Fig. 4.2](#) illustrates the proposed procedure. We note that the circuit has three binary inputs— A , B , and C —and two binary outputs— F_1 and F_2 . The outputs of various gates are labeled with intermediate symbols. Note that the outputs of T_1 and T_2 are a function of only the inputs to the circuit. Output F_2 can easily be derived from the input variables. The Boolean functions for these three outputs are

$$F_2 = A B + A C + B C \quad T_1 = A + B + C \quad T_2 = A B C$$




FIGURE 4.2

Logic diagram for analysis example

[Description](#)

Next, we consider outputs of gates that are a function of already defined symbols:

$$T_3 = F_2' T_1 \quad F_1 = T_3 + T_2$$

To obtain F_1 as a function of inputs A , B , and C , we form a series of substitutions as follows:

$$\begin{aligned} F_1 &= T_3 + T_2 = F_2' T_1 + A B C = (A B + A C + B C)' (A + B + C) \\ &+ A B C = (A' + B') (A' + C') (B' + C') (A + B + C) + A B C = (A' + B' C') (A B' + A C' + B C' + B' C) + A B C \\ &= A' B C' + A' B' C + A B' C' + A B C \end{aligned}$$

If we want to pursue the investigation and determine the information transformation task achieved by this circuit, we can draw the circuit from the derived Boolean expressions and try to recognize a familiar operation. The Boolean functions for F_1 and F_2 implement a circuit discussed in [Section 4.5](#). Merely finding a Boolean representation of a circuit doesn't provide insight into its behavior, but in this example we will observe that the Boolean equations and truth table for F_1 and F_2 match those describing the functionality of what we call a full-adder.

The derivation of the truth table for a circuit is a straightforward process once the output Boolean functions are known. To obtain the truth table directly from the logic diagram without going through the derivations of the Boolean functions, we proceed as follows:

1. Determine the number of input variables in the circuit. For n inputs, form the 2^n possible input combinations and list the binary numbers from 0 to $(2^n - 1)$ in a table.
2. Label the outputs of selected gates with arbitrary symbols.
3. Obtain the truth table for the outputs of those gates whose set of inputs consists of only inputs to the circuit.
4. Proceed to obtain the truth table for the outputs of those gates, which are a function of previously defined values until the columns for all outputs are determined.

This process is illustrated with the circuit of [Fig. 4.2](#). In [Table 4.1](#), we

form the eight possible combinations for the three input variables. The truth table for F_2 is determined directly from the values of A , B , and C , with F_2 equal to 1 for any combination that has two or three inputs equal to 1. The truth table for F_2' is the complement of F_2 . The truth tables for T_1 and T_2 are the OR and AND functions of the input variables, respectively. The values for T_3 are derived from T_1 and F_2' . T_3 is equal to 1 when both T_1 and F_2' are equal to 1, and T_3 is equal to 0 otherwise. Finally, F_1 is equal to 1 for those combinations in which either T_2 or T_3 or both are equal to 1. Inspection of the truth table combinations for A , B , C , F_1 , and F_2 shows that it is identical to the truth table of the full-adder given in [Section 4.5](#) for x , y , z , S , and C , respectively.

Table 4.1 *Truth Table for the Logic Diagram of [Fig. 4.2](#)*

A B C F_2 F_2' T_1 T_2 T_3 F_1

0 0 0 0 1 0 0 0 0

0 0 1 0 1 1 0 1 1

0 1 0 0 1 1 0 1 1

0 1 1 1 0 1 0 0 0

1 0 0 0 1 1 0 1 1

1 0 1 1 0 1 0 0 0

1 1 0 1 0 1 0 0 0

1 1 1 1 0 1 1 0 1

Another way of analyzing a combinational circuit is by means of logic simulation. This is not always practical, however, because the number of input patterns that might be needed to generate meaningful outputs could be very large. But simulation has a very practical application in verifying that the functionality of a circuit actually matches its specification. Simulation will require developing an HDL model of a circuit.

Practice Exercise 4.1

1. Analyze the logic diagram in [Fig. PE4.1](#) and find the Boolean expressions for F_1 and F_2 .




FIGURE PE4.1

[Description](#)

Answer: $T_1 = A + B + C$

$$T_2 = A B C$$

$$F_2 = A B + A + B + B C = A + B + B C = A + B$$

$$F_2' = A' B'$$

$$T_3 = (A B C)(A' B') = 0$$

$$F_1 = T_1 = A + B + C$$

4.4 DESIGN PROCEDURE

The design of combinational circuits starts from the specification of the design objective and culminates in a logic circuit diagram or a set of Boolean functions from which the logic diagram can be obtained [4–7]. The procedure involves the following steps [4–7]:

1. From the specifications of the circuit, determine the required number of inputs and outputs and assign a symbol to each.
2. Derive the truth table that defines the required relationship between inputs and outputs.
3. Obtain the simplified Boolean functions for each output as a function of the input variables.
4. Draw the logic diagram and verify the correctness of the design (manually or by simulation).

A truth table for a combinational circuit consists of input columns and output columns. The input columns are obtained from the 2^n binary numbers for the n input variables. The binary values for the outputs are determined from the stated specifications. The output functions specified in the truth table give the exact definition of the combinational circuit. It is important that the verbal specifications be interpreted correctly in the truth table, as they are often incomplete, and any wrong interpretation may result in an incorrect truth table.

The output binary functions listed in the truth table are simplified by any available method, such as algebraic manipulation, the map method, or a computer-based simplification program. Frequently, there is a variety of simplified expressions from which to choose. In a particular application, certain criteria will serve as a guide in the process of choosing an implementation. A practical design must consider such constraints as the number of gates, number of inputs to a gate, propagation time of the signal through the gates, number of interconnections, limitations of the driving capability of each gate (i.e., the number of gates to which the output of the circuit may be connected), and various other criteria that must be taken

into consideration when designing integrated circuits. Since the importance of each constraint is dictated by the particular application, it is difficult to make a general statement about what constitutes an acceptable implementation. In most cases, the simplification begins by satisfying an elementary objective, such as producing the simplified Boolean functions in a standard form. Then the simplification proceeds with further steps to meet other performance criteria.

Code Conversion Example

The availability of a large variety of codes for the same discrete elements of information results in the use of different codes by different digital systems. It is sometimes necessary to use the output of one system as the input to another. A conversion circuit must be inserted between the two systems if each uses different codes for the same information. Thus, a code converter is a circuit that makes the two systems compatible even though each uses a different binary code.

To convert from binary code A to binary code B, the input lines must supply the bit combination of elements as specified by code A and the output lines must generate the corresponding bit combination of code B. A combinational circuit performs this transformation by means of logic gates. The design procedure will be illustrated by an example that converts BCD to the excess-3 code for the decimal digits.

The bit combinations assigned to the BCD and excess-3 codes are listed in [Table 1.5](#) ([Section 1.7](#)). Since each code uses four bits to represent a decimal digit, the converter must have four input variables and four output variables. We designate the four input binary variables by the symbols A , B , C , and D , and the four output variables by w , x , y , and z . The truth table relating the input and output variables is shown in [Table 4.2](#). The bit combinations for the inputs and their corresponding outputs are obtained directly from [Section 1.7](#). Note that four binary variables may have 16 bit combinations, but only 10 are listed in the truth table. The six bit combinations not listed for the input variables are don't-care combinations. These values have no meaning in BCD, and we assume that they will never occur in actual operation of the circuit. Therefore, we are at liberty to assign to the output variables either a 1 or a 0, whichever gives a simpler circuit.

4 An excess-3 code is obtained from the corresponding binary value plus 3. For example, the excess-3 code for 2 10 is the binary code for 5 10 that is, 0101.

Table 4.2 *Truth Table for Code Conversion Example*

Input BCD Output Excess-3 Code

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	<i>w</i>	<i>x</i>	<i>y</i>	<i>z</i>
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0

1 0 0 0 1 0 1 1

1 0 0 1 1 1 0 0

The maps in [Fig. 4.3](#) are plotted to obtain simplified Boolean functions for the outputs. Each one of the four maps represents one of the four outputs of the circuit as a function of the four input variables. The 1's marked inside the squares are obtained from the minterms that make the output equal to 1. The 1's are obtained from the truth table by going over the output columns one at a time. For example, the column under output z has five 1's; therefore, the map for z has five 1's, each being in a square corresponding to the minterm that makes z equal to 1. The six don't-care minterms 10 through 15 are marked with an X . One possible way to simplify the functions into sum-of-products form is listed under the map of each variable. (See [Chapter 3](#).)




FIGURE 4.3

Maps for BCD-to-excess-3 code converter

[Description](#)

A two-level logic diagram for each output may be obtained directly from the Boolean expressions derived from the maps. There are various other

possibilities for a logic diagram that implements this circuit. The expressions obtained in [Fig. 4.3](#) may be manipulated algebraically for the purpose of using common gates for two or more outputs. This manipulation, shown next, illustrates the flexibility obtained with multiple-output systems when implemented with three or more levels of gates:

$$\begin{aligned} z &= D' y = C D + C' D' = C D + (C + D)' x = B' C + B' D + B C' D' = \\ &= B' (C + D) + B C' D' = B' (C + D) + B (C + D)' w = A + B C + B D \\ &= A + B (C + D) \end{aligned}$$

The logic diagram that implements these expressions is shown in [Fig. 4.4](#). Note that the OR gate whose output is $C + D$ has been used to implement partially each of three outputs.




FIGURE 4.4

Logic diagram for BCD-to-excess-3 code converter

[Description](#)

Not counting input inverters, the implementation in sum-of-products form requires seven AND gates and three OR gates. The implementation of [Fig. 4.4](#) requires four AND gates, four OR gates, and one inverter. If only the normal inputs are available, the first implementation will require inverters for variables B , C , and D , and the second implementation will require inverters for variables B and D . Thus, the three-level logic circuit requires fewer gates, all of which in turn require no more than two inputs.

In general, multilevel logic circuits exploit subcircuits that can be used to form more than one output. Here, $(C + D)$ is used in forming x , y , and w . The result is a circuit with fewer gates. Logic synthesis tools automatically find and exploit subcircuits that are used by multiple outputs.

4.5 BINARY ADDER–SUBTRACTOR

Digital computers perform a variety of information-processing tasks. Among the functions encountered are the various arithmetic operations. The most basic arithmetic operation is the addition of two binary digits. This simple addition consists of four possible elementary operations: $0 + 0 = 0$, $0 + 1 = 1$, $1 + 0 = 1$, and $1 + 1 = 10$. The first three operations produce a sum of one digit, but when both augend and addend bits are equal to 1, the binary sum consists of two digits. The higher significant bit of this result is called a *carry*. When the augend and addend numbers contain more significant digits, the carry obtained from the addition of two bits is added to the next higher order pair of significant bits. A combinational circuit that performs the addition of two bits is called a *half adder*. One that performs the addition of three bits (two significant bits and a previous carry) is a *full-adder*. The names of the circuits stem from the fact that two half adders can be employed to implement a full adder.

A binary adder–subtractor is a combinational circuit that performs the arithmetic operations of addition and subtraction with binary numbers. We will develop this circuit by means of a hierarchical design. The half adder design is carried out first, from which we develop the full adder. Connecting n full adders in cascade produces a binary adder for two n -bit numbers. The subtraction circuit is included in a complementing circuit.

Half Adder

From the verbal explanation of a half adder, we find that this circuit needs two binary inputs and two binary outputs. [5](#) The input variables designate the augend and addend bits; the output variables produce the sum and carry. We assign symbols x and y to the two inputs and S (for sum) and C (for carry) to the outputs. The truth table for the half adder is listed in [Table 4.3](#). The C output is 1 only when both inputs are 1. The S output represents the least significant bit of the sum.

5 The carry (C) bit is the most significant bit: the sum (S) bit is the least significant bit.

Table 4.3 *Half Adder*

$x \ Y \ C \ S$

0 0 0 0

0 1 0 1

1 0 0 1

1 1 1 0

The simplified Boolean functions for the two outputs can be obtained directly from the truth table. The simplified sum-of-products expressions are

$$S = x' y + x y' \quad C = x y$$

The logic diagram of the half adder implemented in sum-of-products form is shown in [Fig. 4.5\(a\)](#). It can also be implemented with an exclusive-OR and an AND gate as shown in [Fig. 4.5\(b\)](#). This form is used in the next section to show that two half adders can be used to construct a full adder.




FIGURE 4.5

Implementation of half adder

[Description](#)

Full Adder

Addition of n -bit binary numbers requires the use of a full adder, and the process of addition proceeds on a bit-by-bit basis, right to left, beginning with the least significant bit. After the least significant bit, addition at each position not only adds the respective bits of the words, but must also consider a possible carry bit from addition at the previous position.

A full adder is a combinational circuit that forms the arithmetic sum of three bits. It consists of three inputs and two outputs. Two of the input variables, denoted by x and y , represent the two significant bits to be added. The third input, z , represents the carry from the previous lower significant position. Two outputs are necessary because the arithmetic sum of three binary digits ranges in decimal value from 0 to 3, and binary representation of the decimal digits 2 or 3 needs two bits. The two outputs are designated by the symbols S for sum and C for carry. The binary variable S gives the value of the least significant bit of the sum. The binary variable C gives the output carry formed by adding the input carry and the bits of the words. The truth table of the full adder is listed in [Table 4.4](#). The eight rows under the input variables designate all possible

combinations of the three variables. The output variables are determined from the arithmetic sum of the input bits. When all input bits are 0, the output is 0. The S output is equal to 1 when only one input is equal to 1 or when all three inputs are equal to 1. The C output has a carry of 1 if two or three inputs are equal to 1.

Table 4.4 *Full Adder*

$x\ y\ z\ C\ S$

0 0 0 0 0

0 0 1 0 1

0 1 0 0 1

0 1 1 1 0

1 0 0 0 1

1 0 1 1 0

1 1 0 1 0

1 1 1 1 1

The input and output bits of the combinational circuit have different interpretations at various stages of the problem. On the one hand, physically, the binary signals of the inputs are considered binary digits to

be added arithmetically to form a two-digit sum at the output. On the other hand, the same binary values are considered as variables of Boolean functions when expressed in the truth table or when the circuit is implemented with logic gates. The K-maps for the outputs of the full adder are shown in [Fig. 4.6](#). The simplified expressions are

$$S = x' y' z + x' y z' + x y' z' + x y z \quad C = x y + x z + y z$$




FIGURE 4.6

K-Maps for full adder

Description

The logic diagram for the full adder implemented in sum-of-products form is shown in [Fig. 4.7](#). It can also be implemented with two half adders and one OR gate, as shown in [Fig. 4.8](#). The S output from the second half adder is the exclusive-OR of z and the output of the first half adder, giving

$$S = z \oplus (x \oplus y) = z' (x y' + x' y) + z (x y' + x' y)' = z' (x y' + x' y) + z (x y + x' y') = x y' z' + x' y z' + x y z + x' y' z$$




FIGURE 4.7

Implementation of full adder in sum-of-products form

[Description](#)




FIGURE 4.8

Implementation of full adder with two half adders and an OR gate

Description

The carry output is

$$C = z (x y ' + x ' y) + x y = x y ' z + x ' y z + x y$$

Practice Exercise 4.2

1. Explain how a half adder and a full adder differ in their functionality.

Answer: A half adder adds only two (data) bits to produce a sum and carry-out bit. A full adder adds three input bits (two data bits and a carry-in bit) to produce a sum and carry-out bit.

Binary Adder

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of the next full adder in the chain. Addition of n -bit numbers requires a chain of n full adders or a chain of one half adder and $n - 1$ full adders. In the former case, the input carry to the least significant position is fixed at 0. [Figure 4.9](#) shows the connection of four full-adder (FA) circuits to provide a four-bit binary ripple carry adder. The augend bits of A and the addend bits of B are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bit. The carries are connected in a chain through the full adders. The input carry to the adder is C_0 , and it ripples through the full adders to the output carry C_4 . The S outputs generate the required sum bits. An n -bit adder requires n full adders, with each output carry connected to the input carry of the next higher order full adder.




FIGURE 4.9

Four-bit adder

Description

To demonstrate with a specific example, consider the two binary numbers A = 1011 and B = 0011. Their sum S = 1110 is formed with the four-bit adder as follows:

Subscript *i*: 3 2 1 0

Input carry 0 1 1 0 C_{*i*}

Augend 1 0 1 1 A_{*i*}

Addend 0 0 1 1 B_{*i*}

Sum 1 1 1 0 S_{*i*}

Output carry 0 0 1 1 C_{*i* + 1}

The bits are added with full adders, starting from the least significant position (subscript 0), to form the sum bit and carry bit. The input carry C_0 in the least significant position must be 0. The value of C_{i+1} in a given significant position is the output carry of the full adder. This value is transferred into the input carry of the full adder that adds the bits one higher significant position to the left. The sum bits are thus generated starting from the rightmost position and are available as soon as the corresponding previous carry bit is generated. All the carries must be generated for the correct sum bits to appear at the outputs.

The four-bit adder is a typical example of a standard component. It can be used in many applications involving arithmetic operations. Observe that the design of this circuit by the classical method would require a truth table with $2^9 = 512$ entries, since there are nine inputs to the circuit. By using an iterative method of cascading a standard function, it is possible to obtain a simple and straightforward implementation.

Carry Propagation

Addition of two binary numbers in parallel implies that all the bits of the augend and addend are available for computation at the same time. As in any combinational circuit, the signal must propagate through the gates before the correct output sum is available in the output terminals. The total propagation time is equal to the propagation delay of a typical gate, times the number of gate levels in the circuit. The longest propagation delay time in an adder is the time it takes the carry to propagate through the full adders. Since each bit of the sum output depends on the value of the input carry, the value of S_i at any given stage in the adder will be in its steady-state final value only after the input carry to that stage has been propagated. In this regard, consider output S_3 in [Fig. 4.9](#). Inputs A_3 and B_3 are available as soon as input signals are applied to the adder. However, input carry C_3 does not settle to its final value until C_2 is available from the previous stage. Similarly, C_2 has to wait for C_1 and so on down to C_0 . Thus, only after the carry propagates and ripples through all stages will the last output S_3 and carry C_4 settle to their final correct value.

The number of gate levels for the carry propagation can be found from the circuit of the full adder. The circuit is redrawn with different labels in [Fig.](#)

[4.10](#) for convenience. The input and output variables use the subscript i to denote a typical stage of the adder. The signals at P_i and G_i settle to their steady-state values after they propagate through their respective gates. These two signals are common to all half adders and depend on only the input augend and addend bits. The signal from the input carry C_i to the output carry C_{i+1} propagates through an AND gate and an OR gate, which constitute two gate levels. If there are four full adders in the adder, the output carry C_4 would have $2 \times 4 = 8$ gate levels from C_0 to C_4 . For an n -bit adder, there are $2n$ gate levels for the carry to propagate from input to output.




FIGURE 4.10

Full adder with P and G shown

[Description](#)

The carry propagation time is an important characteristic of the adder because it limits the speed with which two numbers are added. Although the adder—or, for that matter, any combinational circuit—will always have some value at its output terminals, the outputs will not be correct unless the signals are given enough time to propagate through the gates connected from the inputs to the outputs. Since all other arithmetic operations are implemented by successive additions, the time consumed during the addition process is critical. An obvious solution for reducing the carry propagation delay time is to employ faster gates with reduced delays. However, physical circuits have a limit to their capability. Another

solution is to increase the complexity of the equipment in such a way that the carry delay time is reduced. There are several techniques for reducing the carry propagation time in a parallel adder. The most widely used technique employs the principle of *carry lookahead logic*.

Consider the circuit of the full adder shown in [Fig. 4.10](#). If we define two new binary variables

$$P_i = A_i \oplus B_i \quad G_i = A_i B_i$$

the output sum and carry can respectively be expressed as

$$S_i = P_i \oplus C_i \quad C_{i+1} = G_i + P_i C_i$$

G_i is called a *carry generate*, and it produces a carry of 1 when both A_i and B_i are 1, regardless of the input carry C_i . G_i indicates that the data into stage i generates a carry into stage $i + 1$. P_i is called a *carry propagate*, because it determines whether a carry into stage i will propagate into stage $i + 1$ (i.e., whether an assertion of C_i will propagate to an assertion of C_{i+1}).

We now write the Boolean functions for the carry outputs of each stage and substitute the value of each C_i from the previous equations:

$$\begin{aligned} C_0 &= \text{input carry} \\ C_1 &= G_0 + P_0 C_0 \\ C_2 &= G_1 + P_1 C_1 = G_1 + P_1 (G_0 + P_0 C_0) = G_1 + P_1 G_0 + P_1 P_0 C_0 \\ C_3 &= G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \end{aligned}$$

Since the Boolean function for each output carry is expressed in sum-of-products form, each function can be implemented with one level of AND gates followed by an OR gate (or by a two-level NAND). The three Boolean functions for C_1 , C_2 , and C_3 are implemented in the carry lookahead generator shown in [Fig. 4.11](#). Note that this circuit can add in less time because C_3 does not have to wait for C_2 and C_1 to propagate; in fact, C_3 is propagated at the same time as C_1 and C_2 . This gain in speed of operation is achieved at the expense of additional complexity (hardware).




FIGURE 4.11

Logic diagram of carry lookahead generator

[Description](#)

The construction of a four-bit adder with a carry lookahead scheme is shown in [Fig. 4.12](#). Each sum output requires two exclusive-OR gates. The output of the first exclusive-OR gate generates the P_i variable, and the AND gate generates the G_i variable. The carries are propagated through the carry lookahead generator (similar to that in [Fig. 4.11](#)) and

applied as inputs to the second exclusive-OR gate. All output carries are generated after a delay through only two levels of gates. Thus, outputs S_1 through S_3 have equal propagation delay times. The two-level circuit for the output carry C_4 is not shown. This circuit can easily be derived by the equation-substitution method.




FIGURE 4.12

Four-bit adder with carry lookahead

[Description](#)

Practice Exercise 4.3

1. What is the main drawback of a ripple adder?

Answer: The time required to add long data words may be prohibitive, because the carry has to propagate from the least significant bit to the most significant bit.

Practice Exercise 4.4

1. What is the main drawback of a carry lookahead adder?

Answer: Its hardware is more complex than the hardware for a ripple carry adder.

Practice Exercise 4.5

1. Add the following two binary words and find the sum and carry bit: $A = 1100_0101$, $B = 1010_1010$.

Answer: Sum = 0110_1111 , Carry = 1

Binary Subtractor

The subtraction of unsigned binary numbers can be done most conveniently by means of complements, as discussed in [Section 1.5](#). Remember that the subtraction $A - B$ can be done by taking the 2's complement of B and adding it to A . The 2's complement can be obtained

by taking the 1's complement and adding 1 to the least significant pair of bits. The 1's complement can be implemented with inverters, and a 1 can be added to the sum through the input carry of a full adder.

The circuit for subtracting $A - B$ consists of an adder with inverters placed between each data input B and the corresponding input of the full adder. The input carry C_0 must be equal to 1 when subtraction is performed. The operation thus performed becomes A , plus the 1's complement of B , plus 1. This is equal to A plus the 2's complement of B . For unsigned numbers, that gives $A - B$ if $A \geq B$ or the 2's complement of $(B - A)$ if $A < B$. For signed numbers, the result is $A - B$, provided that there is no overflow. (See [Section 1.6](#).)

The addition and subtraction operations can be combined into one circuit with one common binary adder by including an exclusive-OR gate with each full adder. A four-bit adder-subtractor circuit is shown in [Fig. 4.13](#). The mode input M controls the operation. When $M = 0$, the circuit is an adder, and when $M = 1$, the circuit becomes a subtractor. Each exclusive-OR gate receives input M and one of the inputs of B . When $M = 0$, we have $B \oplus 0 = B$. The full adders receive the value of B , the input carry is 0, and the circuit performs A plus B . When $M = 1$, we have $B \oplus 1 = B'$ and $C_0 = 1$. The B inputs are all complemented and a 1 is added through the input carry. The circuit performs the operation A plus the 2's complement of B . (The exclusive-OR with output V is for detecting an overflow.)




FIGURE 4.13

Four-bit adder–subtractor (with overflow detection)

Description

It is worth noting that binary numbers in the signed-complement system are added and subtracted by the same basic addition and subtraction rules as are unsigned numbers. Therefore, computers need only one common hardware circuit to handle both types of arithmetic. The user or programmer must interpret the results of such addition or subtraction differently, depending on whether it is assumed that the numbers are signed or unsigned.

Practice Exercise 4.6

1. Find $A - B$ with $A = 1001_2$ and $B = 0110_2$;

Answer: $A - B = 1_0011\ 2$

Overflow

When two numbers with n digits each are added and the sum is a number occupying $n + 1$ digits, we say that an *overflow* occurred. This is true for binary or decimal numbers, signed or unsigned. When the addition is performed with paper and pencil, an overflow is not a problem, since there is no limit by the width of the page to write down the sum. Overflow is a problem in digital computers because the number of bits that hold the number is finite and a result that contains $n + 1$ bits cannot be accommodated by an n -bit word. For this reason, many computers detect the occurrence of an overflow, and when it occurs, a corresponding flip-flop is set that can then be checked by the user.

The detection of an overflow after the addition of two binary numbers depends on whether the numbers are considered to be signed or unsigned. When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position. In the case of signed numbers, two details are important: the leftmost bit always represents the sign, and negative numbers are in 2's-complement form. When two signed numbers are added, the sign bit is treated as part of the number and the end carry does not indicate an overflow.

An overflow cannot occur after an addition if one number is positive and the other is negative, since adding a positive number to a negative number produces a result whose magnitude is smaller than the larger of the two original numbers. An overflow may occur if the two numbers added are both positive or both negative. To see how this can happen, consider the following example: Two signed binary numbers, $+70$ and $+80$, are stored in two eight-bit registers. The range of numbers that each register can accommodate is from binary $+127$ to binary -128 . Since the sum of the two numbers is $+150$, it exceeds the capacity of an eight-bit register. This is also true for -70 and -80 . The two additions in binary are shown next, together with the last two carries:

carries: **0 1** **carries:** **0 1**

$$+ 70 \quad 0 \ 1000110 \quad - 70 \quad 1 \ 0111010$$

$$+ 80 \quad \underline{0 \ 1010000} \quad - 80 \quad \underline{1 \ 0110000}$$

$$150 \quad 1 \ 0010110 \quad - 150 \quad 0 \ 1101010$$

Note that the eight-bit result that should have been positive has a negative sign bit (i.e., the eighth bit) and the eight-bit result that should have been negative has a positive sign bit. If, however, the carry out of the sign bit position is taken as the sign bit of the result, then the nine-bit answer so obtained will be correct. But since the answer cannot be accommodated within eight bits, we say that an overflow has occurred.

An overflow condition can be detected by observing the carry into the sign bit position and the carry out of the sign bit position. If these two carries are not equal, an overflow has occurred. This is indicated in the examples in which the two carries are explicitly shown. If the two carries are applied to an exclusive-OR gate, an overflow is detected when the output of the gate is equal to 1. For this method to work correctly, the 2's complement of a negative number must be computed by taking the 1's complement and adding 1. This takes care of the condition when the maximum negative number is complemented.

The binary adder-subtractor circuit with outputs C and V is shown in [Fig. 4.13](#). If the two binary numbers are considered to be unsigned, then the C bit detects a carry after addition or a borrow after subtraction. If the numbers are considered to be signed, then the V bit detects an overflow. If $V = 0$ after an addition or subtraction, then no overflow occurred and the n -bit result is correct. If $V = 1$, then the result of the operation contains $n + 1$ bits, but only the rightmost n bits of the number fit in the space available, so an overflow has occurred. The $(n + 1)$ th bit is the actual sign and has been shifted out of position.

4.6 DECIMAL ADDER

Computers or calculators that perform arithmetic operations directly in the decimal number system represent decimal numbers in binary coded form. An adder for such a computer must employ arithmetic circuits that accept coded decimal numbers and present results in the same code. For binary addition, it is sufficient to consider a pair of significant bits together with a previous carry. A decimal adder requires a minimum of nine inputs and five outputs, since four bits are required to code each decimal digit and the circuit must have an input and an output carry. There is a wide variety of possible decimal adder circuits, depending upon the code used to represent the decimal digits. Here we examine a decimal adder for the BCD code. (See [Section 1.7.](#))

BCD Adder

Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than $9 + 9 + 1 = 19$, the 1 in the sum being an input carry. Suppose we apply two BCD digits to a four-bit binary adder. The adder will form the sum in *binary* and produce a result that ranges from 0 through 19. These binary numbers are listed in [Table 4.5](#) and are labeled by symbols K , Z_8 , Z_4 , Z_2 , and Z_1 . K is the carry, and the subscripts under the letter Z represent the weights 8, 4, 2, and 1 that can be assigned to the four bits in the BCD code. The columns under the binary sum list the binary value that appears in the outputs of the four-bit binary adder. The output sum of two decimal digits must be represented in BCD and should appear in the form listed in the columns under “BCD Sum.” The problem is to find a rule by which the binary sum is converted to the correct BCD digit representation of the number in the BCD sum.

Table 4.5 *Derivation of BCD Adder*

Binary Sum					BCD Sum					Decimal							
<i>K</i>	<i>Z</i>	<i>8</i>	<i>Z</i>	<i>4</i>	<i>Z</i>	<i>2</i>	<i>Z</i>	<i>1</i>	<i>C</i>	<i>S</i>	<i>8</i>	<i>S</i>	<i>4</i>	<i>S</i>	<i>2</i>	<i>S</i>	<i>1</i>
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	1
0	0	0	1	0	0	0	0	0	0	0	0	0	1	0	0	0	2
0	0	0	1	1	0	0	0	0	0	0	0	0	1	1	0	0	3
0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	4
0	0	1	0	1	0	0	0	0	0	0	1	0	0	1	0	0	5
0	0	1	1	0	0	0	0	0	0	0	1	1	0	0	0	0	6
0	0	1	1	1	0	0	0	0	0	0	1	1	1	0	0	0	7
0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	8
0	1	0	0	1	0	1	0	0	0	0	0	0	0	1	0	0	9
0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	10
0	1	0	1	1	1	0	0	0	0	0	0	0	0	1	0	0	11

0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19

In examining the contents of the table, it becomes apparent that when the binary sum is equal to or less than 1001, the corresponding BCD number is identical, and therefore no conversion is needed. When the binary sum is greater than 1001, we obtain an invalid BCD representation. The addition of binary 6 (0110) to the binary sum converts it to the correct BCD representation and also produces an output carry as required.

The logic circuit that detects the necessary correction can be derived from the entries in the table. It is obvious that a correction is needed when the binary sum has an output carry $K = 1$. The other six combinations from 1010 through 1111 that need a correction have a 1 in position Z 8 . To distinguish them from binary 1000 and 1001, which also have a 1 in position Z 8 . We specify further that either Z 4 or Z 2 must have a 1. The condition for a correction and an output carry can be expressed by the Boolean function

$$C = K + Z_8 Z_4 + Z_8 Z_2$$

When $C = 1$, it is necessary to add 0110 to the binary sum and provide an output carry for the next stage.

A BCD adder that adds two BCD digits and produces a sum digit in BCD is shown in [Fig. 4.14](#). The two decimal digits, together with the input carry, are first added in the top four-bit adder to produce the binary sum. When the output carry is equal to 0, nothing is added to the binary sum. When it is equal to 1, binary 0110 is added to the binary sum through the bottom four-bit adder. The output carry generated from the bottom adder can be ignored, since it supplies information already available at the output carry terminal. A decimal parallel adder that adds n decimal digits needs n BCD adder stages. The output carry from one stage must be connected to the input carry of the next higher order stage.




FIGURE 4.14

Block diagram of a BCD adder

[Description](#)

4.7 BINARY MULTIPLIER

Multiplication of binary numbers is performed in the same way as multiplication of decimal numbers. The multiplicand is multiplied by each bit of the multiplier, starting from the least significant bit. Each such multiplication forms a partial product. Successive partial products are shifted one position to the left. The final product is obtained from the sum of the partial products.

To see how a binary multiplier can be implemented with a combinational circuit, consider the multiplication of two 2-bit numbers as shown in [Fig. 4.15](#). The multiplicand bits are B_1 and B_0 , the multiplier bits are A_1 and A_0 , and the product is $P_3 P_2 P_1 P_0$. The first partial product is formed by multiplying $B_1 B_0$ by A_0 . The multiplication of two bits such as A_0 and B_0 produces a 1 if both bits are 1; otherwise, it produces a 0. This is identical to an AND operation. Therefore, the partial product can be implemented with AND gates as shown in the diagram. The second partial product is formed by multiplying $B_1 B_0$ by A_1 and shifting one position to the left. The two partial products are added with two half-adder (HA) circuits. Usually, there are more bits in the partial products and it is necessary to use full adders to produce the sum of the partial products. Note that the least significant bit of the product does not have to go through an adder, since it is formed by the output of the first AND gate.




FIGURE 4.15

Two-bit by two-bit binary multiplier

Description

A combinational circuit binary multiplier with more bits can be constructed in a similar fashion. A bit of the multiplier is ANDed with each bit of the multiplicand in as many levels as there are bits in the multiplier. The binary output in each level of AND gates is added with the partial product of the previous level to form a new partial product. The last level produces the product. For J multiplier bits and K multiplicand bits, we need $(J \times K)$ AND gates and $(J - 1)$ K -bit adders to produce a product of $(J + K)$ bits.

As a second example, consider a multiplier circuit that multiplies a binary number represented by four bits by a number represented by three bits. Let the multiplicand be represented by $B_3 B_2 B_1 B_0$ and the multiplier by A

2 A 1 A 0 . Since $K = 4$ and $J = 3$, we need 12 AND gates and two 4-bit adders to produce a product of seven bits. The logic diagram of the multiplier is shown in [Fig. 4.16](#).




FIGURE 4.16

Four-bit by three-bit binary multiplier

[Description](#)

4.8 MAGNITUDE COMPARATOR

The comparison of two numbers is an operation that determines whether one number is greater than, less than, or equal to the other number. A *magnitude comparator* is a combinational circuit that compares two numbers A and B and determines their relative magnitudes. The outcome of the comparison is specified by three binary variables that indicate whether $A > B$, $A = B$, or $A < B$.

On the one hand, the circuit for comparing two n -bit numbers has 2^{2n} entries in the truth table and becomes too cumbersome, even with $n = 3$. On the other hand, as one may suspect, a comparator circuit possesses a certain amount of regularity. Digital functions that possess an inherent well-defined regularity can usually be designed by means of an algorithm—a procedure which specifies a finite set of steps that, if followed, give the solution to a problem. We illustrate this method here by deriving an algorithm for the design of a four-bit magnitude comparator.

The algorithm is a direct application of the procedure a person uses to compare the relative magnitudes of two numbers. Consider two numbers, A and B , with four digits each. Write the coefficients of the numbers in descending order of significance:

$$A = A_3 A_2 A_1 A_0 \quad B = B_3 B_2 B_1 B_0$$

Each subscripted letter represents one of the digits in the number. The two numbers are equal if all pairs of significant digits are equal: $A_3 = B_3$, $A_2 = B_2$, $A_1 = B_1$, and $A_0 = B_0$. When the numbers are binary, the digits are either 1 or 0, and the equality of each pair of bits can be expressed logically with an exclusive-NOR function as

$$x_i = A_i B_i + A_i' B_i' \quad \text{for } i = 0, 1, 2, 3$$

where $x_i = 1$ only if the pair of bits in position i are equal (i.e., if both are 1 or both are 0).

The equality of the two numbers A and B is displayed in a combinational circuit by an output binary variable that we designate by the symbol $(A = B)$. This binary variable is equal to 1 if the input numbers, A and B , are equal, and is equal to 0 otherwise. For equality to exist, all x_i variables must be equal to 1, a condition that dictates an AND operation of all variables:

$$(A = B) = x_3 x_2 x_1 x_0$$

The *binary* variable $(A = B)$ is equal to 1 only if all pairs of digits of the two numbers are equal.

To determine whether A is greater or less than B , we inspect the relative magnitudes of pairs of significant digits, starting from the most significant position. If the two digits of a pair are equal, we compare the next lower significant pair of digits. The comparison continues until a pair of unequal digits is reached. If the corresponding digit of A is 1 and that of B is 0, we conclude that $A > B$. If the corresponding digit of A is 0 and that of B is 1, we have $A < B$. The sequential comparison can be expressed logically by the two Boolean functions

$$(A > B) = A_3 B_3' + x_3 A_2 B_2' + x_3 x_2 A_1 B_1' + x_3 x_2 x_1 A_0 B_0' \\ (A < B) = A_3' B_3 + x_3 A_2' B_2 + x_3 x_2 A_1' B_1 + x_3 x_2 x_1 A_0' B_0$$

The symbols $(A > B)$ and $(A < B)$ are *binary* output variables that are equal to 1 when $(A > B)$ and $(A < B)$, respectively.

The gate implementation of the three output variables just derived is simpler than it seems because it involves a certain amount of repetition. The unequal outputs can use the same gates that are needed to generate the equal output. The logic diagram of the four-bit magnitude comparator is shown in [Fig. 4.17](#). The four x outputs are generated with exclusive-NOR circuits and are applied to an AND gate to give the output binary variable $(A = B)$. The other two outputs use the x variables to generate the Boolean functions listed previously. This is a multilevel implementation and has a regular pattern. The procedure for obtaining magnitude comparator circuits for binary numbers with more than four bits is obvious from this example.




FIGURE 4.17

Four-bit magnitude comparator

[Description](#)

Practice Exercise 4.7

1. Find the product $(0101)_2 \times (1001)_2$.

Answer: 0101101_2

4.9 DECODERS

Discrete quantities of information are represented in digital systems by binary codes. A binary code of n bits is capable of representing up to 2^n distinct elements of coded information. A *decoder* is a combinational circuit that converts binary information from n input lines to a maximum of 2^n unique output lines. If the n -bit coded information has unused combinations, the decoder may have fewer than 2^n outputs.

The decoders presented here are called n -to- m -line decoders, where $m \leq 2^n$. Their purpose is to generate the 2^n (or fewer) minterms of n input variables. Each combination of inputs will assert a unique output. The name *decoder* is also used in conjunction with other code converters, such as a BCD-to-seven-segment decoder.

As an example, consider the three-to-eight-line decoder circuit of [Fig. 4.18](#). The three inputs are decoded into eight outputs, each representing one of the minterms of the three input variables. The three inverters provide the complement of the inputs, and each one of the eight AND gates generates one of the minterms. A particular application of this decoder is binary-to-octal conversion. The input variables represent a binary number, and the outputs represent the eight digits of a number in the octal number system. However, a three-to-eight-line decoder can be used for decoding *any* three-bit code to provide eight outputs, one for each element of the code.




FIGURE 4.18

Three-to-eight-line decoder

[Description](#)

The operation of the decoder may be clarified by the truth table listed in [Table 4.6](#). For each possible input combination, there are seven outputs that are equal to 0 and only one that is equal to 1. The output whose value

is equal to 1 represents the minterm equivalent of the binary number currently available in the input lines.

Table 4.6 *Truth Table of a Three-to-Eight-Line Decoder*

Inputs			Outputs							
<i>x</i>	<i>y</i>	<i>z</i>	D 0	D 1	D 2	D 3	D 4	D 5	D 6	D 7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Some decoders are constructed with NAND gates. Since a NAND gate

produces the AND operation with an inverted output, it becomes more economical to generate the decoder minterms in their complemented form. Furthermore, decoders include one or more *enable* inputs to control the circuit operation. A two-to-four-line decoder with an enable input constructed with NAND gates is shown in [Fig. 4.19](#). The circuit operates with complemented outputs and a complement enable input. The outputs of the decoder are enabled when E is equal to 0 (i.e., active-low enable). As indicated by the truth table, only one output can be equal to 0 at any given time; all other outputs are equal to 1. The output whose value is equal to 0 represents the minterm selected by inputs A and B . The circuit is disabled when E is equal to 1, regardless of the values of the other two inputs. When the circuit is disabled, none of the outputs are equal to 0 and none of the minterms are selected. In general, a decoder may operate with complemented or uncomplemented outputs. The enable input may be activated with a 0 or with a 1 signal. Some decoders have two or more enable inputs that must satisfy a given logic condition in order to enable the circuit.




FIGURE 4.19

Two-to-four-line decoder with enable input

Description

A decoder with enable input can function as a *demultiplexer*—a circuit that receives information from a single line and directs it to one of 2^n possible output lines. The selection of a specific output is controlled by the bit combination of n selection lines. The decoder of [Fig. 4.19](#) can function as a one-to-four-line demultiplexer when E is taken as a data input line and A and B are taken as the selection inputs. The single input variable E has a path to all four outputs, but the input information is directed to only one of the output lines, as specified by the binary combination of the two selection lines A and B . This feature can be verified from the truth table of the circuit. For example, if the selection lines $AB = 10$, output D_2 will be the same as the input value E , while all other outputs are maintained at 1. Because decoder and demultiplexer operations are obtained from the same circuit, a decoder with an enable input is referred to as a *decoder-demultiplexer*.

Decoders with enable inputs can be connected together to form a larger decoder circuit. [Figure 4.20](#) shows two 3-to-8-line decoders with enable inputs connected to form a 4-to-16-line decoder. When $w = 0$, the top decoder is enabled and the other is disabled. The bottom decoder outputs are all 0's, and the top eight outputs generate minterms 0000 to 0111. When $w = 1$, the enable conditions are reversed: The bottom decoder outputs generate minterms 1000 to 1111, while the outputs of the top decoder are all 0's. This example demonstrates the usefulness of enable inputs in decoders and other combinational logic components. In general, enable inputs are a convenient feature for interconnecting two or more standard components for the purpose of combining them into a similar function with more inputs and outputs.




FIGURE 4.20

4 × 16 decoder constructed with two 3 × 8 decoders

[Description](#)

Practice Exercise 4.8

1. Draw a logic diagram constructing a 3 × 8 decoder with active-low enable, using a pair of 2 × 4 decoders; also draw a truth table for the configuration.

Answer:




FIGURE PE4.8

[Description](#)

Combinational Logic Implementation

A decoder provides the 2^n minterms of n input variables. Each asserted output of the decoder is associated with a unique pattern of input bits. Since any Boolean function can be expressed in sum-of-minterms form, a decoder that generates the minterms of the function, together with an external OR gate that forms their logical sum, provides a hardware implementation of the function. In this way, any combinational circuit with n inputs and m outputs can be implemented with an n - to- 2^n -line decoder and m OR gates.

The procedure for implementing a combinational circuit by means of a decoder and OR gates requires that the Boolean function for the circuit be expressed as a sum of minterms. A decoder is then chosen that generates all the minterms of the input variables. The inputs to each OR gate are selected from the decoder outputs according to the list of minterms of each function. This procedure will be illustrated by an example that implements a full-adder circuit.

From the truth table of the full-adder (see [Table 4.4](#)), we obtain the functions for the combinational circuit in sum-of-minterms form:

$$S(x, y, z) = \Sigma(1, 2, 4, 7) \quad C(x, y, z) = \Sigma(3, 5, 6, 7)$$

Since there are three inputs and a total of eight minterms, we need a three-to-eight-line decoder. The implementation is shown in [Fig. 4.21](#). The decoder generates the eight minterms for x , y , and z . The OR gate for output S forms the logical sum of minterms 1, 2, 4, and 7. The OR gate for output C forms the logical sum of minterms 3, 5, 6, and 7.




FIGURE 4.21

Implementation of a full adder with a decoder

[Description](#)

A function with a long list of minterms requires an OR gate with a large number of inputs. A function having a list of k minterms can be expressed in its complemented form F' with $2^n - k$ minterms. If the number of minterms in the function is greater than $2^{n/2}$, then F' can be expressed with fewer minterms. In such a case, it is advantageous to use a NOR gate to sum the minterms of F' . The output of the NOR gate complements this sum and generates the normal output F . If NAND gates are used for the decoder, as in [Fig. 4.19](#), then the external gates must be NAND gates instead of OR gates. This is because a two-level NAND gate circuit

implements a sum-of-minterms function and is equivalent to a two-level AND-OR circuit.

4.10 ENCODERS

An encoder is a digital circuit that performs the inverse operation of a decoder. An encoder has 2^n (or fewer) input lines and n output lines. The output lines, as an aggregate, generate the binary code corresponding to each input value. An example of an encoder is the octal-to-binary encoder whose truth table is given in [Table 4.7](#). It has eight inputs (one for each of the octal digits) and three outputs that generate the corresponding binary number. It is assumed that only one input has a value of 1 at any given time.

Table 4.7 *Truth Table of an Octal-to-Binary Encoder*

Inputs								Outputs		
D 0	D 1	D 2	D 3	D 4	D 5	D 6	D 7	x	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0

0 0 0 0 0 1 0 0 1 0 1

0 0 0 0 0 0 1 0 1 1 0

0 0 0 0 0 0 0 1 1 1 1

The encoder can be implemented with OR gates whose inputs are determined directly from the truth table. Output z is equal to 1 when the input octal digit is 1, 3, 5, or 7. Output y is 1 for octal digits 2, 3, 6, or 7, and output x is 1 for digits 4, 5, 6, or 7. These conditions can be expressed by the following Boolean output functions:

$$z = D_1 + D_3 + D_5 + D_7 \quad y = D_2 + D_3 + D_6 + D_7 \quad x = D_4 + D_5 + D_6 + D_7$$

The encoder can be implemented with three OR gates.

The encoder defined in [Table 4.7](#) has the limitation that only one input can be active at any given time. If two inputs are active simultaneously, the output produces an undefined combination. For example, if D_3 and D_6 are 1 simultaneously, the output of the encoder will be 111 because all three outputs are equal to 1. The output 111 does not represent either binary 3 or binary 6. To resolve this ambiguity, encoder circuits must establish an input priority to ensure that only one input is encoded. If we establish a higher priority for inputs with higher subscript numbers, and if both D_3 and D_6 are 1 at the same time, the output will be 110 because D_6 has higher priority than D_3 .

Another ambiguity in the octal-to-binary encoder is that an output with all 0's is generated when all the inputs are 0; but this output is the same as when D_0 is equal to 1. The discrepancy can be resolved by providing one more output to indicate whether at least one input is equal to 1.

Priority Encoder

A priority encoder is an encoder circuit that includes the priority function,

and handles the possibility that inputs might be in contention. The operation of the priority encoder is such that if two or more inputs are equal to 1 at the same time, the input having the highest priority will take precedence. The truth table of a four-input priority encoder is given in [Table 4.8](#). In addition to the two outputs x and y , the circuit has a third output designated by V ; this is a *valid* bit indicator that is set to 1 when one or more inputs are equal to 1. If all inputs are 0, there is no valid input, and V is equal to 0. The other two outputs are not inspected when V equals 0, and are specified as don't-care conditions. Note that whereas X's in output columns represent don't-care conditions, the X's in the input columns are useful for representing a truth table in condensed form. Instead of listing all 16 minterms of four variables, the truth table uses an X to represent either 1 or 0. For example, X100 represents the two minterms 0100 and 1100.

Table 4.8 *Truth Table of a Priority Encoder*

Inputs				Outputs		
D 0	D 1	D 2	D 3	x	y	V
0	0	0	0	X	X	0
1	0	0	0	0	0	1
X	1	0	0	0	1	1
X	X	1	0	1	0	1
X	X	X	1	1	1	1

According to [Table 4.8](#), the higher the subscript number, the higher the priority of the input is. Input D 3 has the highest priority, so, regardless of the values of the other inputs, when this input is 1, the output for xy is 11 (binary 3). D 2 has the next priority level. The output is 10 if D 2 = 1 , provided that D 3 = 0 , regardless of the values of the other two lower priority inputs. The output for D 1 is generated only if higher priority inputs are 0, and so on down the priority levels.

The K-maps for simplifying outputs x and y are shown in [Fig. 4.22](#). The minterms for the two functions are derived from [Table 4.8](#). Although the table has only five rows, when each X in a row is replaced first by 0 and then by 1, we obtain all 16 possible input combinations. For example, the fourth row in the table, with inputs XX10, represents the four minterms 0010, 0110, 1010, and 1110. The simplified Boolean expressions for the priority encoder are obtained from the maps. The condition for output V is an OR function of all the input variables. The priority encoder is implemented in [Fig. 4.23](#) according to the following Boolean functions:

$$x = D_2 + D_3 \quad y = D_3 + D_1 D_2' \quad V = D_0 + D_1 + D_2 + D_3$$




FIGURE 4.22

Maps for a priority encoder

[Description](#)




FIGURE 4.23

Four-input priority encoder

[Description](#)

4.11 MULTIPLEXERS

A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are 2^n input lines and n selection lines whose bit combinations determine which input is selected.

A two-to-one-line multiplexer connects one of two 1-bit sources to a common destination, as shown in [Fig. 4.24](#). The circuit has two data input lines, one output line, and one selection line S . When $S = 0$, the upper AND gate is enabled and I_0 has a path to the output. When $S = 1$, the lower AND gate is enabled and I_1 has a path to the output. The multiplexer acts like an electronic switch that selects one of two sources. The block diagram of a multiplexer is sometimes depicted by a wedge-shaped symbol, as shown in [Fig. 4.24\(b\)](#). It suggests visually how a selected one of multiple data sources is directed into a single destination. The multiplexer is often labeled “MUX” in block diagrams.





FIGURE 4.24

Two-to-one-line multiplexer

[Description](#)

A four-to-one-line multiplexer is shown in Fig. 4.25. Each of the four inputs, I_0 through I_3 , is applied to one input of an AND gate. Selection lines S_1 and S_0 are decoded to select a particular AND gate. The outputs of the AND gates are applied to a single OR gate that provides the one-line output. The function table lists the input that is passed to the output for each combination of the binary selection values. To demonstrate the operation of the circuit, consider the case when $S_1 S_0 = 10$. The AND gate associated with input I_2 has two of its inputs equal to 1 and the third input connected to I_2 . The other three AND gates have at least one input equal to 0, which makes their outputs equal to 0. The output of the OR gate is now equal to the value of I_2 , providing a path from the selected input to the output. A multiplexer is also called a *data selector*, since it selects one of many inputs and steers the binary information to the output line.



(a) Logic diagram

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

(b) Function table

FIGURE 4.25

Four-to-one-line multiplexer

Description

The AND gates and inverters in the multiplexer resemble a decoder circuit, and indeed, they decode the selection input lines. In general, a 2^n -to-1-line multiplexer is constructed from an n -to- 2^n decoder by adding 2^n input lines to it, one to each AND gate. The outputs of the AND gates are applied to a single OR gate. The size of a multiplexer is specified by the number 2^n of its data input lines and the single output line. The n selection lines are implied from the 2^n data lines. As in decoders, multiplexers may have an enable input to control the operation of the unit. When the enable input is in the inactive state, the outputs are disabled, and when it is in the active state, the circuit functions as a normal multiplexer.

Multiplexer circuits can be combined with common selection inputs to provide multiple-bit selection logic. As an illustration, a quadruple 2-to-1-line multiplexer is shown in [Fig. 4.26](#). The circuit has four multiplexers, each capable of selecting one of two input lines. Output Y_0 can be selected to come from either input A_0 or input B_0 . Similarly, output Y_1 may have the value of A_1 or B_1 , and so on. Input selection line S selects one of the lines in each of the four multiplexers. The enable input E must be active (i.e., asserted) for normal operation. Although the circuit contains four 2-to-1-line multiplexers, we are more likely to view it as a circuit that selects one of two 4-bit sets of data lines. As shown in the function table, the unit is enabled when $E = 0$. Then, if $S = 0$, the four A inputs have a path to the four outputs. If, by contrast, $S = 1$, the four B inputs are applied to the outputs. The outputs have all 0's when $E = 1$, regardless of the value of S .




FIGURE 4.26

Quadruple two-to-one-line multiplexer

Boolean Function Implementation with Multiplexers

In [Section 4.9](#), it was shown that a decoder can be used to implement Boolean functions by employing external OR gates. An examination of the logic diagram of a multiplexer reveals that it is essentially a decoder that includes the OR gate within the unit. The minterms of a function are generated in a multiplexer by the circuit associated with the selection inputs. The individual minterms can be selected by the data inputs, thereby providing a method of implementing a Boolean function of n variables with a multiplexer that has n selection inputs and 2^n data inputs, one for each minterm.

We will now show a more efficient method for implementing a Boolean function of n variables with a multiplexer that has $n - 1$ selection inputs, instead of n selection inputs. The first $n - 1$ variables of the function are connected to the selection inputs of the multiplexer. The remaining single variable of the function is used for the data inputs. If the single variable is denoted by z , each data input of the multiplexer will be $z, z', 1$, or 0 . To demonstrate this procedure, consider the Boolean function

$$F(x, y, z) = \Sigma(1, 2, 6, 7)$$

This function of three variables can be implemented with a four-to-one-line multiplexer as shown in [Fig. 4.27](#). The two variables x and y are applied to the selection lines in that order; x is connected to the S_1 input and y to the S_0 input. The values for the data input lines are determined from the truth table of the function. When $xy = 00$, output F is equal to z because $F = 0$ when $z = 0$ and $F = 1$ when $z = 1$. This requires that variable z be applied to data input 0. The operation of the multiplexer is such that when $xy = 00$, data input 0 has a path to the output, and that makes F equal to z . In a similar fashion, we can determine the required input to data lines 1, 2, and 3 from the value of F when $xy = 01, 10$, and 11 , respectively. This particular example shows all four possibilities that can be obtained for the data inputs.




FIGURE 4.27

Implementing a Boolean function with a multiplexer

Description

The general procedure for implementing any Boolean function of n variables with a multiplexer with $n - 1$ selection inputs and 2^{n-1} data inputs follows from the previous example. To begin with, Boolean function is listed in a truth table. Then first $n - 1$ variables in the table are applied to the selection inputs of the multiplexer. For each combination of the selection variables, we evaluate the output as a function of the last variable. This function can be 0, 1, the variable, or the complement of the variable. These values are then applied to the data inputs in the proper order.

As a second example, consider the implementation of the Boolean function

$$F(A, B, C, D) = \Sigma(1, 3, 4, 11, 12, 13, 14, 15)$$

This function is implemented with a multiplexer with three selection inputs as shown in [Fig. 4.28](#). Note that the first variable A must be connected to selection input S_2 so that A , B , and C correspond to selection inputs S_2 , S_1 , and S_0 , respectively. The values for the data inputs are determined

from the truth table listed in the figure. The corresponding data line number is determined from the binary combination of ABC . For example, the table shows that when $A B C = 101$, $F = D$, so the input variable D is applied to data input 5. The binary constants 0 and 1 correspond to two fixed signal values. When integrated circuits are used, logic 0 corresponds to signal ground and logic 1 is equivalent to the power signal, depending on the technology (e.g., 3 V).




FIGURE 4.28

Implementing a four-input function with a multiplexer

[Description](#)

Practice Exercise 4.9

1. Implement the Boolean function $F(A, B, C) = \Sigma(3, 5, 6, 7)$ with a multiplexer.

Answer:




FIGURE PE4.9

Three-State Gates

A multiplexer can be constructed with three-state gates—digital circuits that exhibit three states. Two of the states are signals equivalent to logic 1 and logic 0 as in a conventional gate. The third state is a *high-impedance* state in which (1) the logic behaves like an open circuit, which means that the output appears to be disconnected, (2) the circuit has no logic significance, and (3) the circuit connected to the output of the three-state gate is not affected by the inputs to the gate. Three-state gates may perform any conventional logic, such as AND or NAND. However, the one most commonly used is the buffer gate.

The graphic symbol for a three-state buffer gate is shown in [Fig. 4.29](#). It is distinguished from a normal buffer by an input control line entering the bottom of the symbol. The buffer has a normal input, an output, and a control input that determines the state of the output. When the control

input is equal to 1, the output is enabled and the gate behaves like a conventional buffer, with the output equal to the normal input. When the control input is 0, the output is disabled and the gate goes to a high-impedance state, regardless of the value in the normal input. The high-impedance state of a three-state gate provides a special feature not available in other gates. Because of this feature, a large number of three-state gate outputs can be connected with wires to form a common line without endangering loading effects.




FIGURE 4.29

Graphic symbol for a three-state buffer

The construction of multiplexers with three-state buffers is demonstrated in [Fig. 4.30](#). [Figure 4.30\(a\)](#) shows the construction of a two-to-one-line multiplexer with 2 three-state buffers and an inverter. The two outputs are connected together to form a single output line. (Note that this type of connection cannot be made with gates that do not have three-state outputs.) When the selected input is 0, the upper buffer is enabled by its control input and the lower buffer is disabled. Output Y is then equal to input A . When the select input is 1, the lower buffer is enabled and Y is equal to B .




FIGURE 4.30

Multiplexers with three-state gates

Description

The construction of a four-to-one-line multiplexer is shown in [Fig. 4.30\(b\)](#). The outputs of 4 three-state buffers are connected together to form a single output line. The control inputs to the buffers determine which one of the four normal inputs I_0 through I_3 will be connected to the output line. No more than one buffer may be in the active state at any given time. The connected buffers must be controlled so that only 1 three-state buffer has access to the output while all other buffers are maintained in a high-impedance state. One way to ensure that no more than one control input is active at any given time is to use a decoder, as shown in the diagram. When the enable input of the decoder is 0, all of its four outputs are 0 and the bus line is in a high-impedance state because all four buffers are disabled. When the enable input is active, one of the three-state buffers

will be active, depending on the binary value in the select inputs of the decoder. Careful investigation reveals that this circuit is another way of constructing a four-to-one-line multiplexer.

4.12 HDL MODELS OF COMBINATIONAL CIRCUITS

Basic features of Verilog and VHDL were introduced in [Chapter 3](#). This section introduces additional features of those languages, presents more elaborate examples, and compares alternative descriptions of combinational circuits.[6](#)

[6](#) Sequential circuits and their models are presented in Chapter 5.

Verilog and VHDL support three common styles of modeling combinational circuits:

- Gate-level modeling, also called *structural* modeling, instantiates and interconnects basic logic circuits to form a more complex circuit having a desired functionality. Gate-level modeling describes a circuit by specifying its gates and how they are connected with each other.[7](#)

[7](#) Verilog also supports switch-level modeling for directly representing MOS transistor circuits. This style is sometimes used in modeling and simulation, but not in synthesis. We will not use switch-level modeling in this text, but we provide a brief introduction in Appendix A.3. For additional information see the Verilog language reference manual.

- Dataflow modeling uses HDL operators and *assignment* statements to describe the functionality represented by Boolean equations.
- Behavioral modeling uses language-specific procedural statements to form an abstract model of a circuit. Behavioral modeling describes combinational and sequential circuits at a higher level of abstraction than gate-level modeling or dataflow modeling [6–9].

In general, combinational logic can be described with Boolean equations, logic diagrams, and truth tables. The ways that these three options are supported by a HDL depends on the language [1–3].

Verilog

Verilog has a construct corresponding to each of three “classical” approaches to designing combinational logic: continuous assignments (Boolean equations), built-in primitives (logic diagrams), and user-defined primitives (truth tables), as depicted in [Fig. 4.31](#).




FIGURE 4.31

Relationship of Verilog constructs to truth tables, Boolean equations, and schematics

[Description](#)

VHDL

VHDL has constructs for describing combinational logic using Boolean equations and logic diagrams (schematics), as depicted in [Fig. 4.32](#) [10,

11]. Concurrent signal assignment statements implement Boolean equations. There are no built-in gates, but user-defined components can be used to implement a circuit described by a logic diagram or a truth table. If a combinational circuit is specified by a truth table, its output functions must be derived and used to create Boolean functions whose expressions can be described with concurrent signal assignment statements.




FIGURE 4.32

Relationship of VHDL constructs to truth tables, Boolean equations, and schematics three-state gates

Gate-Level Modeling

Gate-level modeling, which was introduced in [Chapter 3](#) by a simple example, specifies a logic circuit by its gates and their interconnections. Gate-level modeling provides a textual description of a logic diagram (schematic) [12-13].

Verilog (Primitives)

Verilog includes 12 basic logic gates as predefined primitives. Four of these primitive gates are of the three-state type. The other eight are the same as the ones listed in [Section 2.8](#). They are declared with the lowercase keywords **and**, **nand**, **or**, **nor**, **xor**, **xnor**, **not**, and **buf**.

Primitives such as **and** are *n*-input primitives, because they can have any number of scalar inputs (e.g., a three-input **and** primitive). The **buf** and **not** primitives are *n*-output primitives because a single input to a **buf** or **not** gate can drive multiple outputs.

The Verilog language includes a functional description of each type of gate, with the logic of each gate based on a four-valued system. [8](#) The functional descriptions specify the output of each primitive for every combination of its inputs. When the gates are simulated, the simulator assigns one value to the output of each gate at any instant. In addition to the two logic values of 0 and 1, there are two other values: *unknown* and *high impedance*. An unknown value is denoted by **x** and a high impedance by **z**. An unknown value is assigned during simulation when the logic value of a signal is ambiguous—for instance, if it cannot be determined whether its value is 0 or 1 (e.g., a flip-flop without a reset condition). A high-impedance condition occurs at the output of three-state gates that are not enabled or if a wire is left unconnected.

[8](#) The logic system for switch-level models includes 4 values and 8 strengths. Switch-level models are discussed in Appendix A.3.

The four-valued logic truth tables for the **and**, **or**, **xor**, and **not** primitives are shown in [Table 4.9](#). The table is organized for two inputs, with a row-column format in which the possible values of one input occupy a row corresponding to a value of the other input. The truth table for the other four gates are organized in the same way. Note that the output of the **and** gate is 1 only when both of its inputs are 1, and the output is 0 if any input is 0. Otherwise, if one input is **x** or **z**, the output is **x**. The output of the **or** gate is 0 if both inputs are 0, is 1 if any input is 1, and is **x** otherwise. The logic table for a two-input gate can be used for an *n*-input gate by combining pairwise the result for the first two inputs with the third input, etc.

Table 4.9 *Truth Table for Predefined Primitive Gates*

and 0 1 x z **or** 0 1 x z

0 0 0 0 0 0 0 1 x x

1 0 1 x x 1 1 1 1 1

x 0 x x x x x 1 x x

z 0 x x x z x 1 x x

xor 0 1 x z **not** input output

0 0 1 x x 0 1

1 1 0 x x 1 0

x x x x x x x

z x x x x z x

When a primitive gate is listed in a module, we say that it is *instantiated* in the module. In general, component instantiations are statements that reference lower level components in the design, essentially creating unique copies (or *instances*) of those components in the higher level module. Thus, a module that uses a gate in its description is said to *instantiate* the

gate. Think of instantiation as the HDL counterpart of placing and connecting parts on a circuit board.

Verilog (Vectors)

In many designs it is helpful to use identifiers having multiple bit widths, called *vectors*. The syntax specifying a vector includes within square brackets two whole numbers separated with a colon. The following Verilog statements specify two vectors:

```
output [0: 3] D;  
wire [7: 0] SUM;
```

The first statement declares an output vector *D* with four bits, labeled 0 through 3. The second declares a wire vector, *SUM*, with eight bits numbered and descending from 7 to and including 0. (*Note:* The first (leftmost) number (array index) listed is always interpreted as the most significant bit of the vector.) The individual bits are specified within square brackets, so *D*[2] specifies bit 2 of *D*. It is also possible to address parts (contiguous bits) of vectors. For example, the sub-vector *SUM*[2:0] specifies the three least significant bits of vector *SUM*.

VHDL (User-Defined Components)

VHDL does not have predefined gate-level primitive elements. Gate-level (structural) models in VHDL are created by (1) defining entity-architecture pairs having specified functionality, and (2) instantiating them as components within the structural model (i.e., architecture) of an entity. If the functionality of a logic circuit is specified by a truth table, it is necessary to declare a component, which can be instantiated in an entity.

HDL Example 4.1 (Two-to-Four-Line Decoder)

The gate-level description of a two-to-four-line decoder (see [Fig. 4.19](#)) has two data inputs *A* and *B* and an enable input *E*. The four outputs are specified with the vector *D*.

Verilog

In the Verilog model three **not** gates produce the complement of the inputs, and four **nand** gates provide the outputs for the bits of *D*. Remember that *the output is always listed first in the port list of a primitive*, followed by the inputs. Note that the keywords **not** and **nand** are written only once and do not have to be repeated for each instance of the **nand** gate, but commas must be inserted at the end of each instantiation of the gates in the series, except for the last statement, which must be terminated by a semicolon. The **wire** declaration is for internal connections.

```
// Gate-level description of two-to-four-line decoder
// Refer to Fig.4.19 with symbol E replaced by enable, for clarity
module decoder_2x4_gates (D, A, B, enable);
    output [0: 3] D;
    input          A, B;
    input          enable;
    wire          A_not, B_not, enable_not;
    not
        G1 (A_not, A),           // Comma-separated list of primitives
        G2 (B_not, B),
        G3 (enable_not, enable);
    nand
        G4 (D[0], A_not, B_not, enable_not),
        G5 (D[1], A_not, B, enable_not),
        G6 (D[2], A, B_not, enable_not),
        G7 (D[3], A, B, enable_not);
endmodule
```

Practice Exercise 4.10 (Verilog)

1. Write a continuous assignment statement that is equivalent to the logic of *G4* in *decoder_2x4_gates*.

Answer: `assign D[0]=!(A) && (!B) && (!enable);`

Practice Exercise 4.10 (VHDL)

1.

```
library ieee;
use ieee.std_logic_1164.all;
-- Declare entity-architecture pairs that will be component

-- Model for inverter component

entity inv_gate is
  port (B: out std_logic; A: in std_logic);
end inv_gate;

architecture Boolean_Equation of inv_gate is
begin
  B <= not A;
end Boolean_Equation;

entity nand3_gate is
  port (D: out std_logic; A, B, C: in std_logic);
end nand3_gate;

architecture Boolean_Eq of nand2_gate
begin
  C <= not (A and B and C);
end Boolean_Eq;

-- Gate-level description of two-to-four line decoder
entity decoder_2x4_gates_vhdl is
  port (A, B, enable: in std_logic; D: out std_logic_vector
end decoder_2x4_gates_vhdl;

architecture Structure of decoder_2x4_gates_vhdl is
  -- Identify components and ports
  component inv_gate
    port (B: out std_logic; A: in std_logic);
  end component;

  component nand3_gate
    port (D: out std_logic; A, B, C: in std_logic);
  end component;

  signal A_not, B_not, enable_not;  -- Internal signal:
begin  -- Instantiate components and connect ports via por
  G1: inv_gate port map (A_not, A);
  G2: inv_gate port map (B_not, B);
  G3: inv_gate port map (enable_not, enable);

  G4: nand3_gate port map (D(0), A_not, B_not, enable_not);
```



```

G5: nand3_gate port map (D(1), A_not, B, enable_not);
G6: nand3_gate port map (D(2), A, B_not, enable_not);
G7: nand3_gate port map (D(3), A, B, enable_not);
end Structure

```

Hierarchical Modeling

A hierarchical system can be composed of multiple design objects organized in a hierarchical structure. The hierarchy is formed by instantiating subcircuits within circuits [8–11]. For example, an 8-bit adder can be formed by instantiating and connecting two identical 4-bit adders. A 4-bit adder can be formed by instantiating and interconnecting four full adders. The full adder is declared once, but it is instantiated (used) repeatedly. [Figure 4.33](#) shows the hierarchical structure of an 8-bit ripple-carry adder, and [Fig. 4.34](#) shows the functional blocks of the hierarchy and their interfaces.




FIGURE 4.33

Design hierarchy of an 8-bit ripple-carry adder. For simplicity, some blocks are omitted where they replicate what is already shown

[Description](#)








FIGURE 4.34

Decomposition of an 8-bit ripple carry adder into a chain of two 4-bit adders; [9](#) each 4-bit adder consists of a chain of four full adders. The full adders are composed of half adders and one OR gate; the half adders are composed of logic gates.

[Description](#)

[9](#) Note: In Verilog vectors are written as `a[7:0]`, etc, as shown here; in VHDL vectors are written as `a(7 downto 0)`, etc.

The design object at the top of the design hierarchy is the *parent module* (Verilog) or *parent design entity* (VHDL). The underlying objects are referred to as *children*. Instantiating, or nesting, objects within objects creates a parent–child relationship and gives an explicit representation of the structure.

Two basic types of design methodologies can create a hierarchy: top-down and bottom-up. In a top-down design, the top-level block is defined, and then the subblocks necessary to build the top-level block are identified. In a bottom-up design, the building blocks are first identified and then combined to build the top-level block. Take, for example, the 4-bit binary adder of [Fig. 4.9](#). It can be considered as a top-block component built with four full adder blocks; each full adder is built with two half-adders. In a top–down design, the four-bit adder is defined first, and then full adders are defined and interconnected. In a bottom-up design, the half adder is defined, then the full adder is constructed; the four-bit adder is built by instantiating and interconnecting the full-adders. [10](#)

[10](#) Note that the first character of an identifier cannot be a number, but can be an underscore. Thus, the eight-bit adder could be named `_8bit_adder`. An alternative name that is meaningful and does not present the possibility of neglecting the leading underscore character is `Add_rca_8`.

HDL Example 4.2 (Hierarchical

Modeling—Eight-Bit Adder)

Verilog

At the bottom of the design hierarchy shown in [Fig. 4.33](#) a half adder is composed of primitive gates. At the next level of the hierarchy, a full adder is formed by instantiating and connecting a pair of half adders. The third module describes the eight-bit adder by instantiating and linking together two four-bit adders. This example illustrates optional Verilog 2001, 2005 syntax, which eliminates extra typing of identifiers declaring the mode (e.g., **output**), type (**reg**), and declaration of a vector range (e.g., [3: 0]) of a port. The first version of the standard (1995) uses separate statements for these declarations; the revised standard includes the declarations within the port.

```
module Add_half (input a, b, output c_out, sum),
  xor G1(sum, a, b);          // Gate instance names are option
  and G2(c_out, a, b);
endmodule
```

```
module Add_full (input a, b, c_in, output c_out, sum);    // see
Fig.
4.8
```

```
  wire w1, w2, w3;          // w1 is c_out; w2 is sum
  Add_half M1 (a, b, w1, w2);
  Add_half M0 (w2, c_in, w3, sum);
  or (c_out, w1, w3);
endmodule
```

```
module Add_rca_4 (input [3:0] a, b, input c_in output c_out, ou
  wire c_in1, c_in3, c_in4;          // Intermediate carries
  Add_full M0 (a[0], b[0], c_in, c_in1, sum[0]);
  Add_full M1 (a[1], b[1], c_in1, c_in2, sum[1]);
  Add_full M2 (a[2], b[2], c_in2, c_in3, sum[2]);
  Add_full M3 (a[3], b[3], c_in3, c_out, sum[3]);
endmodule
```

```

module Add_rca_8 (input [7:0] a, b, input c_in, output c_out, c
  wire c_in4;
  Add_rca_4 M0 (a[3:0], b[3:0], c_in, c_in4, sum[3:0]);
  Add_rca_4 M1 (a[7:4], b[7:4], c_in4, c_out, sum[7:4]);
endmodule

```

Verilog modules can be instantiated within other modules, but module declarations cannot be nested; that is, a module declaration cannot be inserted into the text between the **module** and **endmodule** keywords of another module. Also, instance names (e.g., M0) must be specified when a module is instantiated within another module.

VHDL

A VHDL hierarchical model of *Add_rca_8_vhdl*, an 8-bit adder, constructs components for the logic gates in [Fig. 4.34](#), and uses them in the half adders and full adders. Once *Add_full_vhdl* and *Add_half_vhdl* are written they can be used to create *Add_rca_4_vhdl* and *Add_rca_8_vhdl*.

```

library ieee;
use ieee.std_logic_1164.all;

-- Model for 2-input AND component
entity and2_gate is
  port (A, B: in Std_Logic; C: out Std_Logic);
end and2_gate;

architecture Boolean_Equation of and2_gate is
begin
  C <= A and B;      -- Logic operator
end Boolean_Equation;

-- Model for 2-input OR component
entity or2_gate is
  port (A, B: in Std_Logic; C: out Std_Logic);
end or2_gate;

architecture Boolean_Equation of or2_gate is
begin
  C <= A or B;      -- Logic operator
end Boolean_Equation;

```

```
-- Model for exclusive-or component
entity xor_2_gate is
  port (A, B: in Std_Logic; C: out Std_Logic);
end xor_2_gate;

architecture Boolean_Equation of xor_2_gate is
begin
  C <= A xor B;
end Boolean_Equation;
```

The components *and2_gate* and *xor2_gate* are then used in models for *Add_half_vhdl* and *Add_full_vhdl*.

```
entity Add_half_vhdl is
  port (a, b: in std_logic; c_out, sum: out std_logic);
end Add_half

architecture Structure of Add_half is
  component and2_gate          -- Identify component being used
  port (a, b: in std_logic; c: out std_logic);  -- Identify por
end component;

component xor2_gate  -- Component declaration
  port (a, b: in std_logic; c: out std_logic);
and component;

begin          -- Instantiate components and connect ports
  G1: xor2_gate  port map (a, b, sum);
  G2: and2_gate  port map (a, b, c_out,);
end Structure;

entity Add_full_vhdl is
  port (a, b, c_in: in std_logic; c_out, sum: out std_logic);
end Add_full_vhdl

architecture Structure of Add_full_vhdl is
  component or2_gate
  port (a, b: in std_logic; c: out std_logic);
end component;
  component Add_half_vhdl
  port (a, b: in std_logic; c_out, sum: out std_logic);
end component;
  signal w1, w2, w3: std_logic;
```

```

begin
  M0: Add_half_vhdl port map (b, c_in, c_out, sum);
  M1: Add_half port map (a, b, w1, w2);
  G1: or2_gate port map (w1, w3, c_out);
end Structure;

entity Add_rca_4_vhdl is
  port (A, B: in bit_vector (3 downto 0); c_in: in Std_Logic;
        c_out: out Std_Logic; sum: out bit_vector (3 downto 0));
end Add_rca_4_vhdl;

architecture Structure of Add_rca_4_vhdl is
  component Add_full_rca_vhdl
    port (a, b: in Std_Logic_Vector (3 downto 0); c_in: in Std_Logic;
          sum: out Std_Logic_Vector (3 downto 0));
  end component;
  signal c_in1, c_in2, c_in3;
begin
  M0: Add_full_vhdl port map (a(0), b(0), c_in, c_in1, sum(0));
  M1: Add_full_vhdl port map (a(1), b(1), c_in1, c_in2, sum(1));
  M2: Add_full_vhdl port map (a(2), b(2), c_in2, c_in3, sum(2));
  M3: Add_full_vhdl port map (a(3), b(3), c_in3, c_out, sum(3));
end Structure;

entity Add_rca_8_vhdl is
  port (a, b: in Std_Logic_Vector (7 downto 0); c_in: in Std_Logic;
        c_out: out Std_Logic; sum: Std_Logic_Vector (7 downto 0));
end Add_rca_8_vhdl;

architecture Structure of Add_rca_8_vhdl is
  component Add_rca_4_vhdl;
  port (a, b: in Std_Logic_Vector (3 downto 0); c_in: in Std_Logic;
        c_out: out Std_Logic; sum: Std_Logic_Vector (3 downto 0));
  end component;
  signal c_in4 -- Connects 4-bit adders
  M0: Add_rca_4_vhdl port map (a(3 downto 0), b(3 downto 0), c_in,
    sum(3 downto 0));
  M1: Add_rca_4_vhdl port map (a(7 downto 4), b(7 downto 4), c_in,
    sum(7 downto 4));
end Structure

```

The code for *Add_rca_8* illustrates how gate-level design in VHDL becomes bulky with declarations of components. Hierarchical design can be made simple if component declarations exploit dataflow models at the lower levels of the hierarchy. For example, a half adder can be designed

and used as a component in the design of a full-adder.

```
entity half_adder_vhdl is  
  port (S, C: out Std_Logic; x, y: in Std_Logic);  
end half_adder_vhdl;
```

```
architecture Dataflow of half_adder_vhdl is  
  S <= x xor y;  
  C <= x and y;  
end Dataflow;
```

```
entity full_adder_vhdl is  
  port (S, C: out Std_Logic; x, y, z: in Std_Logic);  
end half_adder_vhdl
```

```
architecture Structural of full_adder_vhdl is  
  signal S1, C1, C2: Std_Logic;  
  component half_adder_vhdl port (S, C: out Std_Logic; x, y, z:  
begin  
  HA1: half_adder_vhdl port map (S => S1, C => C1, x => x, y =>  
  HA2: half_adder_vhdl port map (S => S, C => C2, x => S1, y =>  
  C <= C2 or C1;  
end Structural;
```

```
entity ripple_carry_4_bit_adder_vhdl is  
  port (Sum: out Std_Logic_Vector (3 downto 0); C4: out Std_Log  
  Std_Logic_Vector (3 downto 0); C0: in Std_Logic);  
end ripple_carry_4_bit_adder_vhdl;
```

```
architecture Structural of ripple_carry_4_bit_adder_vhdl is  
  component full_adder_vhdl port Sum: out Std_Logic_Vector (3 d  
  Std_Logic; A, B: in Std_Logic_Vector (3 downto 0); C0: in S1  
  signal C1, C2, C3: Std_Logic;
```

```
begin  
  FA0: full_adder_vhdl port map (S => Sum(0), C => C1, x => A(0)  
  FA1: full_adder_vhdl port map (S => Sum(1), C => C2, x => A(1)  
  FA2: full_adder_vhdl port map (S => Sum(2), C => C3, x => A(2)  
  FA3: full_adder_vhdl port map (S => Sum(3), C => C4, x => A(3)  
end ripple_carry_4_bit_adder_vhdl;
```

HDL Models of Three-State Gates

A three-state gate has a data signal input, a data signal output, and a control input. The control input determines whether the gate is in its normal operating state or in its high-impedance state.

Verilog (Predefined Buffers and Inverters)

Verilog has four types of predefined three-state gates, as shown in [Fig. 4.35](#). The **bufif1** gate behaves like a normal buffer if `control = 1`. The output goes to a high-impedance state `z` when `control = 0`. The **bufif0** gate behaves in a similar fashion, except that the high-impedance state occurs when `control = 1`. The two **notif** gates operate in a similar manner, but the output is the complement of the input when the gate is not in a high-impedance state. The gates are instantiated with the statement

```
gate name (output, input, control);
```




FIGURE 4.35

Three-state gates

[Description](#)

The gate name can be that of any 1 of the 4 three-state gates. In simulation,

the output can result in 0, 1, **x**, or **z**. Two examples of gate instantiation are

```
bufif1 (OUT, A, control);
notif0 (Y, B, enable);
```

In the first example, *OUT* has the same value as *A* when *control* = 1. *OUT* goes to **z** when *control* = 0. In the second example, output *Y* = *z* when *enable* = 1 and output *Y* = *B* ' when *enable* = 0.

The outputs of three-state gates can be connected together to form a common output line. To explicitly identify such a connection, Verilog uses the net-type keyword **tri** (for tristate) to indicate that the identifier has multiple drivers. As an example, consider the two-to-one-line multiplexer with three-state gates shown in [Fig. 4.36](#).




FIGURE 4.36

Two-to-one-line multiplexer with three-state buffers

The description must use a **tri** data type for the output, because *m_out* has two drivers:

```
// Mux with three-state output
module mux_tri (m_out, A, B, select);
  output m_out;
  input A, B, select;
  tri m_out;

  bufif1 (m_out, A, select);
  bufif0 (m_out, B, select);
endmodule
```

The outputs of the three-state buffers are identical (*m_out*). In order to show that they have a common connection, it is necessary to declare *m_out* with the keyword **tri**.

Keywords **wire** and **tri** are examples of a set of data types called *nets*, which represent connections between hardware elements. In simulation, their value is determined by a continuous assignment statement or by the device whose output they represent. The word *net* is not a keyword, but represents a class of data types, such as **wire**, **wor**, **wand**, **tri**, **triand**, **trior**, **supply1**, and **supply0**. The **wire** declaration is used most frequently. In fact, if an identifier is used, but not declared, the language specifies that it will be interpreted (by default), for example, as a **wire**. The net **wor** models the hardware implementation of the wired-OR configuration (emitter-coupled logic). The **wand** models the wired-AND configuration (open-collector technology; see [Fig. 3.26](#)). The nets **supply1** and **supply0** represent power supply and ground, respectively. They are used to fix an input of a device to either logical 1 or logical 0.

VHDL (User-Defined Buffers and Inverters)

VHDL does not have predefined buffers or inverters. Instead, they must be declared as entity-architecture pairs having the functionality of a three-state device, and then instantiated as components. The model of a three-state gate in VHDL has a control input which determines whether the output is enabled. If enabled, the output of a buffer is equal to its input. If not, the output has a logic value of z. Similarly, the output of an enabled inverter will be the complement of its input; if not enabled, the output will have a value of z. The models of a buffer and an inverter that are enabled when the control input is 1 are given below:

```
entity bufif1_vhdl is  
  port (buf_in, control: in Std_Logic; buf_out: out Std_Logic);  
end bufif1_vhdl;
```

```
architecture Dataflow of bufif1_vhdl is  
begin  
  buf_out <= buf_in when control = '1'; else 'z';
```

```
end Dataflow;
```

```
entity notif1 is  
  port (not_in, control: in Std_Logic; not_out: out Std_Logic);  
end notif1;
```

```
architecture Dataflow of notif1 is  
begin  
  not_out <= not (not_in) when control = '1'; else z;  
end Dataflow;
```

Practice Exercise 4.11

1. Describe the functionality of a three-state inverter.

Answer: The output signal of a three-state inverter is the complement of the input signal if the inverter is enabled. If a three-state inverter is not enabled, the output is the high impedance state.

Practice Exercise 4.12—(VHDL)

1. Write a signal assignment statement for use in the architecture of *notif0_vhdl*, a three-state inverter component having output signal *y_out*, input signal *x_in*, and active-low control signal *enable_b*.

Answer: `y_out <= not (x_in) when enable_b = '0'; else z`

Number Representation

Numbers in HDLs are represented in formats that enable interpretation and specify their size and base. The size of a number indicates, in bits, the length of its corresponding binary word. The value expresses the number in the indicated base.

Verilog

Numbers in Verilog are represented by the format `n ' Bv`, where `n` is the number of bits used to store the value, `B` is the base for interpreting the value, and `v` is the value to be interpreted and stored. If the base is not specified, the number is, by default, to be interpreted as a decimal value. If the specified size exceeds the number of bits needed to represent the interpreted value, 0s are used to pad the number to full size. If the size is not specified, the number assumes the size implied by the expression in which it is used. A variable that is assigned `' 0` gets all 0s.

Binary numbers in Verilog are specified and interpreted with the letter **b** preceded by a prime. The size of the number is written first and then its value. Thus, `2 ' b 01` specifies a two-bit binary number whose value is 01. Numbers are stored as a bit pattern in memory, but they can be written and referenced in decimal, octal, or hexadecimal formats with the letters `' d`, `' o`, and `' h` respectively. For example, `4 ' hA = 4 ' d 10 = 4 ' b 1010` and have the same 4-bit internal representation in a simulator. If the base of the number is not specified, its interpretation defaults to decimal. If the size of the number is not specified, the system assumes that the size of the number is at least 32 bits; if a host simulator has a larger word length—say, 64 bits—the language will use that value to store unsized numbers. The integer data type (keyword **integer**) is stored in a 32-bit representation. The underscore (`_`) may be inserted in a number to improve readability of the code (e.g., `16 ' b0101_1110_0101_0011`). It has no other effect.

VHDL

VHDL is a strongly typed language. The type of assignments to variables must generally match the type of the variable. Most of the variables in the examples in this text have type `Std_Logic`. Numbers in `Std_Logic` are written as binary values, and VHDL requires that they be enclosed in single quotes. For example, the text `'0` and `'1` indicate binary values of 0 and 1 respectively. `Std_Logic_Vector` constants are written in the format `NumberBase"Value"`, where `Number` indicates the number of bits used to represent and/or store the value, `Base` indicates the base of the number, and `value` is the number to be interpreted in the indicated base. The bases are indicated by a single letter as B (Binary), O (octal), D (decimal), and X (hexadecimal). A number that is not specified in this manner defaults to a binary value. If no size is given the number of bits in the value is used.

HDL Example 4.3 (Number Representation)

Verilog

1. `3'b110` stores in 3 bits the binary equivalent of decimal 6.
2. `8'hA5` stores in 8 bits the binary equivalent of hexadecimal A5 H = $1010_0101_2 = 165_{10}$.
3. `8'b101` stores in 8 bits the binary value `0000_0101`. Note the padding with 0s.

VHDL

1. `3b"110"` stores in 3 bits the binary equivalent of decimal 6.
2. `8X"A5"` stores in 8 bits the binary equivalent of hexadecimal A5 H = $1010_0101_2 = 165_{10}$.
3. `8b"101"` stores in 8 bits the binary value `0000_0101`.
4. `B"010"` is stored with three bits as `010`.
5. `X"BC"` is stored as `10111100`.

Prctice Exercise 4.13

1. What is the binary word that will be stored for `A = B5H`?

Answer: `10110101`

Dataflow Modeling

Dataflow models describe combinational circuits by their *function* rather than by their gate structure. A common form of dataflow modeling of combinational logic uses concurrent signal assignment statements and built-in language operators to express how signals are assigned values.

Verilog (Predefined Data Types)

Verilog has two families of predefined data types: nets and variables (also referred to as registers). [11](#) The net family includes the data type **wire**, which corresponds to signals associated with structural connections between design elements, and with implicit combinational logic represented by continuous assignment statements. [12](#) The *variable* family of data types is distinguished by its members being assigned value by procedural statements, and by their retaining an assigned value until a new value is assigned. The keywords of some of the types in this family are **reg**, **integer**, and **time**. A **reg** may be a scalar or a vector quantity; an **integer** is sized to the word length of the host machine, and is at least 32 bits wide; a variable having type **time** is represented by an unsigned 64-bit quantity.

[11](#) Note: The words *net* and *register* are not Verilog keywords.

[12](#) An undeclared identifier is, by default, interpreted to be a wire. The default nettype can be reassigned to be any of the predefined net types.

Verilog (Predefined Operators)

Verilog provides about 30 different operators. [Table 4.10](#) lists some of these operators, their symbols, and the operation that they perform. (A complete list of operators supported by Verilog 2001, 2005 can be found in [Table 8.1](#) in [Section 8.3](#).) The operators supported by Verilog 1995, 2005 are supported by SystemVerilog too. [13](#) However, SystemVerilog also supports the assignment and increment operators listed in [Table 4.11](#), which are *not* supported by the above-cited versions of Verilog.

[13](#) Other operators supported exclusively by SystemVerilog will not be discussed here, but can be found in SystemVerilog for Design, S. Sutherland, S. Davidmann, and P. Flake, Kluwer Academic Publishers, -

Norwell, Mass., 2004.

Table 4.10 *Some Verilog Operators*

Symbol	Operation	Symbol	Operation
+	binary addition		
–	binary subtraction		
&	bitwise AND	&&	logical AND
	bitwise OR		logical OR
^	bitwise XOR		
~	bitwise NOT	!	logical NOT
= =	equality		
>	greater than		
<	less than		
{ }	concatenation		

? : conditional

Table 4.11a *SystemVerilog* ***Assignment Operators*** [15](#)

Operator	Description
+=	Add RHS to LHS and assign
-=	Subtract RHS from LHS and assign
*=	Multiply LHS by RHS and assign
/=	Divide LHS by RHS and assign
%=	Divide LHS by RHS and assign remainder
&=	Bitwise AND RHS with LHS and assign
 =	Bitwise OR RHS with LHS and assign
^=	Bitwise exclusive OR RHS with LHS and assign
<<=	Bitwise left-shift the LHS by the number of times indicated by the RHS and assign

- >>= Bitwise right-shift the LHS by the number of times indicated by the RHS and assign
- <<<= Arithmetic-shift the LHS by the number of times indicated by the RHS and assign
- >>>= Arithmetic-shift the LHS by the number of times indicated by the RHS and assign

[15](#) LHS denotes left-hand side; RHS denotes right-hand side.

Table 4.11b *SystemVerilog Increment/Decrement Operators*

Usage	Operation	Description
$j = i++;$	Postincrement	j gets i , then i is incremented by 1
$j = i--;$	Postdecrement	j gets i , then i is decremented by 1
$j = ++i;$	Preincrement	i is incremented by 1, then j gets i
$j = --i;$	Predecrement	i is decremented by 1, then j gets i

It is necessary to distinguish between arithmetic and logic operations, so different symbols are used for each. The plus symbol (+) indicates a sign and the arithmetic operation of addition; the bitwise logic AND operation

uses the symbol `&`. Arithmetic operators treat their operands as unsigned integers. Synthesis tools are able to synthesize hardware to implement `+`, `-`, and `*`, but `/` is restricted to divisors that are powers of 2. [14](#) There are special symbols for bitwise logical AND, OR, NOT, and XOR. The equality (identity) symbol uses two equals signs (without spaces between them) to distinguish it from the equals sign used with the **assign** statement. The bitwise operators operate bit-by-bit on a pair of vector operands to produce a vector result. The concatenation operator provides a mechanism for appending multiple operands. For example, two operands with two bits each can be concatenated to form an operand with four bits. The conditional operator acts like a multiplexer and is explained later in [HDL Example 4.6](#).

[14](#) Division by a power of 2 is equivalent to shifting the dividend to the right by the appropriate positions, producing a result which can be synthesized.

It should be noted that the bitwise negation operator (e.g., `~`) and its corresponding logical operator (e.g., `!`) may produce different results, depending on their operand. If the operands are scalar the results will be identical; if the operands are vectors the result will not necessarily match. For example, `~ (1010)` is `(0101)`, and `!(1010)` is 0. A binary value is considered to be logically true if it is not 0. In general, use the bitwise operators to describe arithmetic operations and the logical operators to describe logical operations.

A common form of dataflow modeling in Verilog uses continuous assignments and the keyword **assign**. A continuous assignment assigns a value to a net. The data type family *net* is used in Verilog HDL to represent a signal corresponding to a physical connection between circuit elements. A net is declared explicitly by a net keyword (e.g., **wire**) or by declaring an identifier to be an input port of a module. The logic value associated with a net is determined by what the net is connected to. If the net is connected to the output of a gate, the net is said to be *driven* by the gate, and the logic value of the net is determined by the logic values of the inputs to the gate and the truth table of the gate. If a net is external to a module and attached to one of its outputs, the value of the net is determined by logic within the module. If the identifier of a net is the left-hand side of a continuous assignment statement, the value assigned to the net is specified by a Boolean expression that uses operands and operators.

As an example, assuming that the variables were declared, a two-to-one-line multiplexer with scalar data inputs *A* and *B*, select input *S*, and output *Y* is described with the continuous assignment

```
assign Y = (A && S) || (B && (!S))
```

The relationship among *Y*, *A*, *B*, and *S* is declared by the keyword **assign**, followed by the target output *Y* and an equals sign. Following the equals sign is a Boolean expression. In hardware terms, this assignment would be equivalent to connecting the output of the OR gate to wire *Y*.

The next two examples show the dataflow models of the two previous gate-level examples. The dataflow description of a two-to-four-line decoder with active-low output-enable and inverted output is shown in [Example 4.3](#). The circuit is defined with four continuous assignment statements using Boolean expressions, one for each output. The dataflow description of a four-bit adder is shown in [Example 4.4](#). The addition logic is described by a single statement using the operators of addition and concatenation. The plus symbol (+) specifies the binary addition of the four bits of *A* with the four bits of *B* and the one bit of *C_in*. The target output is the *concatenation* of the output carry *C_out* and the four bits of *Sum*. Concatenation of operands is expressed within braces and separates the operands with a comma. Thus, { *C_out* , *Sum* } represents the five-bit result of the addition operation.

VHDL (Predefined Data Types)

[Table 4.12](#) lists the predefined data types of VHDL. String literals require that their characters be enclosed in double quotes. There are two ways to write a *bit_vector* literal. One way is to write it as a comma-separated string of bits. For example, ('1', '1', '0', '0'). A second way is to write it as a string literal: "1100".

Table 4.12 *Predefined VHDL Data Types*

VHDL Data Type	Value
bit	'0' or '1'
boolean	FALSE or TRUE
integer	$-(2^{31} - 1) \leq \text{INTEGER VALUE} \leq (2^{31} - 1)$
positive	$1 \leq \text{INTEGER VALUE} \leq (2^{31} - 1)$
natural	$0 \leq \text{INTEGER VALUE} \leq (2^{31} - 1)$
real	$-1.0 \text{ e } 38 \leq \text{FLOATING POINT VALUE} \leq 1.0 \text{ E } 38$
character	Alphabetical characters (a . . . z, A . . . Z), digits (0, . . . 9), special characters (e.g., %) each enclosed in single quotes
time	integer with units fs, ps, ns, us, ms, sec, min, or hr

VHDL (Vectors, Arrays)

A VHDL identifier having multiple bits is a one-dimensional [16](#) *array*, also called a *vector*. An array is an ordered set of elements of identical type, uniquely identified by their index. The *bit range* of the indices of a vector determines the number of bits. For example, *A(7 **downto** 0)* and *B(0 **to** 7)* each hold eight bits. The indices of an array are integers. An array must be declared as a named object of a named array type. For example,

[16](#) VHDL also supports multi-dimensional arrays; the examples in this text do not make use of that feature.

```
type Opcode is array (7 downto 0) of bit;  
signal Arith: Opcode := "10000110";  
constant code_2: Opcode := "01011010";
```

Here, *Opcode* is a declared type of 8-bit vectors. *Arith* has type *Opcode* and is initialized to 10000110. A vector that is not initialized in its declaration is initialized by default to all '0' bits. The elements of a vector can be initialized individually by including them in a parentheses-enclosed, comma-separated list of values, each value enclosed by '. For example, *C* := ('1', '0', '0', '1') defines a vector *C* having value 1001₂. It is optional to specify elements of a vector by explicitly indicating index-pairs of elements. For example, *D* := (0 => '1', 1 => '1', 2 => '0', 3 => '1') specifies *D* having value 0101₂, given that *D* was declared to have a bit range of 0 to 3. In this notation, the keyword **others** assigns values to elements that have not been assigned by their index. For example, *D* := (0, 2 => '0', **others** => '1') creates *D* having value 0101₂. If desired, all of the bits of a vector can be initialized to '1' as follows:

```
signal Arith: Opcode := (others => '1');
```

The elements of a vector can be referenced by a parentheses-enclosed index. For example, *Arith*(2) is the third bit from the right. A contiguous range of elements, called a *slice*, can be addressed too: *Arith* (6 **downto** 4) is a three-bit wide sub-array of *Arith*.

The syntax template for declaring arrays is as follows:

```
type array_type_name is array (start_index to end_index) of arr  
type array_type_name is array (start_index downto end_index) of  
type array_type_name is array (range_type range range_start to  
type array_type_name is array (range_type range range_star
```

Some examples are

```
type Nibble is array (3 downto 0) of bit;  
signal Nib_1: Nibble;
```

```
type Data_word is array (15 downto 0) of bit;  
signal word_1: Data_word := "0011001111001100";
```

The assignment `Nib_1 <= Data_word(15: 12)` gives `Nib_1 = " 0011 "`.



VHDL (Predefined Operators, Concurrent Signal Assignment)

Dataflow models in VHDL are composed of *concurrent signal assignment* statements. The simplest form of a concurrent signal assignment statement has the syntax template:

```
signal_name <= expression [after delay];
```

An expression in a signal assignment is composed of Boolean operators and variables. VHDL has the set of predefined operators shown in [Table 4.13](#). The table is organized with operators having the lowest priority occupying the first row, and those having highest priority in the bottom row, that is, priorities increase from top to bottom in the table.

Table 4.13 *VHDL Operators*

Operator Type	Symbol	Operand(s)	Result	Precedence
Binary Logical	and or nand nor xor xnor	Bit, boolean, boolean_vector, bit_vector,	Same as operands	
Relational	= / = < < = > > =	Two expression matched in type and size	FALSE, TRUE	
Shift Operators	sll srl sla sra rol ror	bit_vector	bit_vector	
Addition Operators	+ -	Integer Real number	Integer Real number	
Concatenation Operator	&	Vectors	Vectors	
Unary Sign Operator	+ -			
Multiplication Operators	./mod rem			
Miscellaneous Operators	not abs ..	Numerical Numerical Integer, Floating Point	Exponentiated by integer	

Description

The signal assignment statements within an architecture are continuously active and execute concurrently. By continuously active we mean that the simulator continuously monitors the signals in the RHS expression of a concurrent signal assignment and evaluates it when a change occurs in one or more of them. In simulation, the *signal assignment operator* (**<=**) determines the value of the left-side named signal by evaluating the *expression* on the RHS. The value is assigned after an optional time delay. [17](#) If a delay is specified, the assignment of value is after the execution and evaluation of the *expression*, at a time determined by *delay*. When is the expression evaluated? The event scheduling mechanism of a logic simulator is triggered by events in the signals in the RHS expression.

[17](#) The square brackets in the syntax template of a signal assignment statement denote an optional part of the statement. The content enclosed by the brackets, but not the brackets, are part of the statement.

An event is a change in the value of a signal. When an event occurs in the RHS of a signal assignment statement, the simulator (1) suspends

execution, (2) evaluates the expression using the current value of any signals that are referenced in the expression, (3) assigns value to the named signal at the left side of the statement, and then (4) resumes execution. This mechanism mimics a physical circuit, where a change in an input triggers a causal chain of events as the effects of the change propagate through the gates of a circuit, that is, a relationship exists between an event and another event that triggered it. Subsequently triggered events can be ordered according to when they are triggered relative to other events. That ordering is sometimes described as having events *scheduled* and separated by an infinitesimal “delta” delay, which establishes an ordering in the underlying data structures of the simulation. Those structures can be viewed as a doubly linked list of structures consisting of ordered values of time and lists of events that occur at a given time.

The delay in a signal assignment statement is called an *inertial delay* because successive changes in the value of the RHS expression will not cause changes in the LHS signal if the interval of time between successive changes in the RHS expression is too small. The (optional) *delay* given in a signal assignment statement determines the minimum interval between successive changes in the RHS expression that will cause successive changes in the LHS signal. Inertial delay models the physical behavior of gates whose outputs do not change if the duration of an input transition is brief. The input transition must persist sufficiently long for it to have an effect.

Another kind of delay mechanism, called *transport delay*, [18](#) causes an event to be scheduled for the LHS signal regardless of the duration of the interval between successive changes in the value of the RHS expression. [19](#) To express transport delay, a signal assignment statement is modified by the keyword **transport** to have the following form:

[18](#) Sometimes referred to as a *pipeline* delay.

[19](#) Inertial delay is the default mechanism for propagation delay.

```
signal_name <= transport expression after delay;
```

Delay modeling can be useful in simulation, but synthesis tools ignore the “after” clause of a signal assignment because they implement only functionality, not an implied physical characteristic that is technology-

dependent. A synthesized device inherits whatever delay the technology dictates.

The port of an entity defines the signals by which the entity interacts with the external world. The logic within an architecture may use the input signals of an entity and may declare additional signals that are used in composing a description of the functionality of the circuit. The simplest form of a signal declaration statement in VHDL uses the keyword **signal** and has the syntax template:

```
signal list_of_signal_identifiers: type_name [constraint] [:= i
```

The optional constraint is used to denote the index range of a vector (e.g., 7 **downto** 0), or a range of values (e.g., **range** 0 **to** 3). The optional initial value provides a value for the simulator to use when the simulation begins. [20](#) A signal that is declared in an architecture may not be listed in the port of an entity that is paired with the architecture. Moreover, a signal may be referenced in only the architecture in which it is declared. Here are some examples of signal declarations:

[20](#) The default initial value of an **integer** is 0.

```
-- 16-bit vector initialized to 0:  
signal A_Bus: bit (15 downto 0) := '0000000000000000';  
-- An integer whose value is between 0 and 63:  
integer C, D: integer range 0 to 63;
```

When the value of a declared signal is outside its specified range a VHDL compiler will cite an error condition.

VHDL *constants* may be declared at the start of the code of an architecture, and may be referenced anywhere within the architecture. The simplest form of a constant declaration statement uses the keyword **constant**: and has the syntax template

```
constant constant_identifier: type_name [constraint] := constan
```

Constants are used to simplify and clarify VHDL code. They may not be reassigned a value. Here are some examples of constant declarations:

```
constant word_length : integer := 64;
constant prop_delay: time := 2.5 ns;
```

HDL Example 4.4 (Dataflow: Two-to-Four Line Decoder)

Verilog

```
// Dataflow description of two-to-four-line decoder
// See Fig.4.19. Note: The figure uses symbol E, but the
// Verilog model uses enable to clearly indicate functionality.
```

```
module decoder_2x4_df (    // Verilog 2001, 2005 syntax
    output    [0: 3]D,
    input      A, B,
                enable
);

    assign    D[0] = !((!A) && (!B) && (!enable)),
        D[1] = !((!A) && B && (!enable)),
        D[2] = ((A) && (! B) && (!enable)),
        D[3] = !(A && B && (!enable));
endmodule
```

VHDL

```
-- Dataflow description of two-to-four-line decoder—See
Fig. 4.19
. Note: The figure uses
-- symbol E, but the VHDL model uses enable to clearly indicate
```

```
entity decoder_2x4_df_vhdl is
    port (D: out Std_Logic_Vector (3 downto 0); A, B, enable: in S
end decoder_2x4_df_vhdl;
```

```
Architecture Dataflow of decoder_2x4_df_vhdl is
```

```

begin
  D(0) <= not ((not A) and (not B)      and (not enable));
  D(1) <= not (not A) and B             and not (enable);
  D(2) <= not (A and (not B)            and (not enable));
  D(3) <= not (A and B                  and (not enable));
end Dataflow;

```

HDL Example 4.5 (Dataflow: Four-Bit Adder)

Verilog

```

// Dataflow description of four-bit adder
// Verilog 2001, 2005 module port syntax
module binary_adder (
  output C_out,
  output [3: 0] Sum,
  input [3: 0] A, B,
  input C_in
);
  assign {C_out, Sum} = A + B + C_in      // Continuous assignmen
endmodule

```

In *binary_adder*, Verilog automatically accommodates the addition of the words, even though they have different sizes and are, strictly speaking, of different types.

VHDL

```

-- Dataflow description of four-bit adder
entity binary_adder is
  port (Sum: out Std_Logic_Vector (3 downto 0); C_out: out Std_L
        A, B: in Std_Logic_Vector (3 downto 0); C_in: in Std_L
end binary_adder;

```

```

architecture Dataflow of binary_adder is
  begin
    C_out & Sum <= A + B + ('000' & C_in);      -- Compatible wor

```

```
end Dataflow;
```

HDL Example 4.6 (Dataflow: Four-Bit Comparator)

A 4-bit magnitude comparator has two 4-bit inputs A and B and three outputs. One output (A_lt_B) is logic 1 if A is less than B , a second output (A_gt_B) is logic 1 if A is greater than B , and a third output (A_eq_B) is logic 1 if A is equal to B .

Verilog

```
// Dataflow description of a four-bit comparator // V2001, 2005

module mag_compare
  (output A_lt_B, A_eq_B, A_gt_B,
   input [3:0] A, B
  );
  assign A_lt_B = (A < B);           // Continuous assignmen
  assign A_gt_B = (A > B);
  assign A_eq_B = (A == B);
endmodule
```

VHDL

```
-- Dataflow description of four-bit comparator

entity mag_compare is
  port (A_lt_B, A_eq_B, A_gt_B: out Std_Logic; A, B: in Std_Logic)
end mag_compare;

architecture Dataflow of mag_compare is
begin
  A_lt_B <= (A < B);
  A_gt_B <= (A > B);
  A_eq_B <= (A = B);
end Dataflow;
```

A synthesis compiler can accept these dataflow descriptions as input, execute synthesis algorithms, and provide an output netlist and a schematic of a circuit equivalent to the one in [Fig. 4.17](#), all without manual intervention, and with assurance that the schematic is correct.

Verilog (Conditional Operator)

A Verilog conditional operator takes three operands [21](#):

[21](#) The conditional operator is a ternary operator, requiring three operands.

```
condition ? true_expression : false_expression  
;
```

The condition is evaluated. If the result is logic 1, *true_expression* is evaluated and used to assign a value to the LHS of an assignment statement. If the result is logic 0, *false_expression* is evaluated, and the result is assigned to the LHS. The two conditions together are equivalent to an if-else condition.

VHDL (Conditional Signal Assignment)

The VHDL *conditional* signal assignment selects between two possible assignments, depending on the evaluation of a condition.

HDL Example 4.7 (Dataflow: Two-to-One Multiplexer)

Verilog

```
// Dataflow description of two-to-one-line multiplexer
```

```

module mux_2x1_df (m_out, A, B, select);
output  m_out;
input   A, B;
input   select;
  assign m_out = (select)? A : B;           // Conditional operator
endmodule

```

VHDL

```

-- Dataflow description of two-to-one multiplexer
entity mux_2x1_df_vhdl is
  port (m_out: out Std_Logic; A, B, select: in Std_Logic);
end mux_2x1_df_vhdl;

architecture Dataflow of mux_2x1_df_vhdl is
begin
  m_out <= A when select = '1'; else B;      // Conditional signal assignment
end Dataflow;

```


4.13 BEHAVIORAL MODELING

Behavioral modeling represents digital circuits at a functional and algorithmic level. It is used mostly to describe sequential circuits, but can also be used to describe combinational circuits. Behavioral models execute one or more *procedural statements* when launched by a sensitivity mechanism, commonly called a *sensitivity list*, which monitors signals and launches execution of the behavioral description. Procedural statements are like those found in other programming languages, for example, assignments and statements which control the sequence of execution, for example, **for**, **loop**, **case**, and **if** statements. This section considers behavioral modeling of combinational logic. Behavioral modeling of sequential logic will be considered in later chapters.

Verilog (Procedural Assignment Statements)

Verilog behavioral descriptions of hardware are declared with the keyword **always**, followed by an optional *event control expression* (sensitivity list) and a **begin . . . end** block of procedural assignment statements. [22](#) Verilog has two types of assignment statements: *continuous* and *procedural*. We have seen that continuous assignments use the keyword **assign** and the = operator. Procedural assignments are those made within the scope of an **always** or **initial** procedural statement. Procedural assignments may use the blocking assignment operator =, or the nonblocking assignment operator <=, depending on whether the assignment represents sequential behavior or concurrent behavior. The event control expression in a procedural statement effectively specifies *when* the associated statements will begin to execute, because it suspends execution of the procedural statement until one or more of the signals in the expression has an event (qualified or otherwise). In its absence, the associated statements begin execution immediately at the beginning of simulation.

[22](#) The keyword **initial** is used to write behaviors for a testbench, but not

to model hardware. The term *procedural assignment* distinguishes assignments made within an **always** or **initial** block from those made by *continuous assignment* statements.

VHDL (Process Statements, Variables)

In addition to concurrent signal assignment statements and instantiation of components, a VHDL *process* provides a third mechanism for describing concurrent behavior. A **process** is formed by the keyword **process**, accompanied by an optional *sensitivity list*, and followed by declarations, definitions, and a **begin . . . end process** block of statements. The statements within a process are referred to as *procedural* statements and as *sequential* statements—they are like (procedural) statements in other programming languages, and they execute (sequentially) in the order in which they are listed. Behavioral models of combinational circuits can be implemented in VHDL with a *process* statement. In this section we consider only combinational logic; later chapters will consider synchronous sequential logic in the context of finite state machines.

VHDL processes execute *concurrently* with other (1) process statements, (2) concurrent signal assignment statements, and (3) instantiated components. The assignment statements within a process execute *sequentially* in the order in which they are listed with other statements in the process. The syntax template for a process is given below:

```
process (signal_name, signal_name, . . . , signal_name)
  type_declarations
  variable declarations
  constant_declarations
  function_declarations
  procedure_declarations
begin
  sequential_assignment statements
end process
```

In simulation a process executes once immediately, at $t = 0$, and then pauses until one or more of the signals in its sensitivity list changes. When

that occurs the process becomes active again.

There are two types of sequential assignment statements: variable assignments and signal assignments. A *variable* is a storage container similar to a signal, but not having a physical connotation of connecting the structural elements of a circuit or dynamically holding a logic value that is determined by the circuit. It merely holds data, like a variable in other program languages. By implication, the value of a variable can change. A declaration of a variable has the same syntax as the declaration of a signal, but with the keyword **variable**:

```
variable list_of_names_of_variables: type_of_variable;
```

For example, **variable** *A, B, C*: **bit** declares three variables having type **bit**. Note: signals may not be declared in a process, but a variable may be declared.

A *variable assignment* has the same syntax as a signal assignment, but uses a different assignment operator (**:** =). For example, *count* := '5'.

The variable assignment statements in a process execute when they are encountered in the ordered list of statements; the effect of their execution is immediate—that is, memory is updated. In contrast, signal assignment statements in a process are evaluated immediately, when they are encountered, but their effect is not assigned until the process terminates. This distinction will be discussed in more detail later.

A process can model combinational (i.e., level-sensitive) logic, and sequential logic (e.g., edge-sensitive), such as the logic describing a flip-flop in a synchronous state machine. Remember, a process executes once at the beginning of simulation; thereafter, its sensitivity list determines when the associated **begin . . . end** block statement will execute—the process executes when a signal in its sensitivity list changes. For example, the statements associated with the sensitivity list **@ (clock)** will start executing when *clock* has an event.

Next, HDL [Examples 4.8](#) and [4.9](#) present behavioral models of combinational logic. Behavioral modeling is presented in more detail in [Section 5.6](#), after sequential circuits. [HDL Example 4.8](#), alternative dataflow description of a two-to-four-line decoder, uses a level-sensitive

procedural statement instead of continuous assignments (see [HDL Example 4.4](#)).

HDL Example 4.8 (Behavioral: Alternative Two-to-Four Line Decoder)

Verilog

```
module decoder_2x4_df_beh (    // Verilog 2001, 2005 syntax
    output  [0: 3] D,
    input    A, B,
            enable
);
always @ (A, B, enable) begin

    D[0] <= (!((!A) && (!B) && (!enable))),
    D[1] <= (!((!A) && B && (!enable))),
    D[2] <= !(A && (!B) && (!enable)),
    D[3] <= !(A && B && (!enable));
end;
endmodule
```

With nonblocking (`<=`) assignments, the order in which the statements assigning value to the bits of *D* are listed does not affect the outcome.

VHDL

```
entity decoder_2x4_df_beh_vhdl is
    port (D: out Std_Logic_Vector (3 downto 0); A, B, enable: in
end decoder_2x4_df_vhdl;
```

```
Architecture Behavioral of decoder_2x4_df_beh_vhdl is
```

```

begin
  process (A, B, enable) begin
    D(0) <= not ((not A) and (not B)      and (not enable));
    D(1) <= not (not A) and B      and not (enable);
    D(2) <= not (A and (not B)      and (not enable));
    D(3) <= not (A and B      and (not enable));
  end Behavioral;

```

HDL Example 4.9 (Behavioral: Two-to-One Line Multiplexer)

Verilog (Procedural Statement)

```

// Behavioral description of two-to-one-line multiplexer
module mux_2x1_beh (m_out, A, B, select);
  output    m_out;
  input     A, B, select;
  reg       m_out;

  always @ (A or B or select)      // Alternative: always @ (A
    if (select == 1) m_out = A;
    else m_out = B;
endmodule

```

The signal *m_out* in *mux_2x1_beh* must be of the **reg** data type, because it is assigned value by a Verilog procedural assignment statement. Contrary to the **wire** data type, whereby the target of an assignment may be continuously monitored and updated, *a reg data type is not necessarily monitored, [23](#) and retains its value until a new value (in simulation memory) is assigned.* Historically, the type-name **reg** has been a source of confusion to designers because it suggests that a **reg**-type variable corresponds to a hardware register. It may, but not necessarily so. This confusion is also due to the family of variables being referred to as a *register* family, which conveys the semantic of data storage. Our later discussion of synthesis will relate synthesis outcomes to coding. [24](#)

[23](#) A variable having type **reg** will be monitored if it appears in an event control expression.

[24](#) SystemVerilog circumvents this issue by defining a new data type, **logic**, which has no reference to hardware and has no implication for memory.

The procedural assignment statements inside the **always** block are executed every time there is a change in any of the variables listed in the sensitivity list after the **@** symbol. (Note that there is no semicolon (;) at the end of the **always** statement.) In this example, these variables are the input variables *A*, *B*, and *select*. The statements execute if *A*, *B*, or *select* changes value. Note that the keyword **or**, instead of the logical OR operator “|”, is used between variables. The conditional statement **if-else** provides a decision based upon the value of the *select* input. The **if** statement can be written without the equality symbol:

```
if (select) m_out = A;
```

The statement implies that *select* is checked for logic 1.

VHDL (process, if Statement)

The combinational logic of a two-channel multiplexer can be modeled by a VHDL process statement. The process below executes when a change occurs in the value of *A*, *B*, or *select*. A value assigned to *m_out* by the process is retained in memory until a subsequent execution of the process changes it. [25](#)

[25](#) A concurrent signal assignment in the body of an architecture gets a value whenever the RHS changes; a signal assignment in the body of a process gets its value when a signal assignment statement executes, and it retains that value until a subsequent signal assignment executes and changes the stored value.

```
-- VHDL behavioral description of two-channel multiplexer
entity mux_2x1_beh_vhdl is
  port (m_out: out Std_Logic; A, B: in Std_Logic;
        select: in Std_Logic);
end mux_2x1_beh_vhdl;
```

```
Architecture Behavioral of mux_2x1_beh_vhdl is
begin
```

```

process (A, B, select) begin
  if select = '1' then m_out <= A; else m_out <= B; end_if;
end process;
end Behavioral;

```

The syntax template for the **if** statement in VHDL has several forms:

```

(1) if boolean_expression then sequential_statements
end if;

```

```

(2) if boolean_expression then sequential_statements
else sequential_statements
end if;

```

```

(3) if boolean_expression then sequential_statements
elsif boolean_expression then sequential_statements
. . .
elsif boolean_expression then sequential_statements
end if;

```

```

(4) if boolean_expression then sequential_statements
elsif boolean_expression then sequential_statements
. . .
elsif boolean_expression then sequential_statements
else sequential_statements
end if;

```

HDL Example 4.10 (Behavioral: Four-to-One Line Multiplexer)

This example provides behavioral descriptions of a four-to-one-line multiplexer. A two-bit vector input, *select*, determines which of the four input channels provides value to the output.

Verilog

```

// Behavioral description of four-to-one line multiplexer
// Verilog 2001, 2005 port syntax
module mux_4x1_beh
(output reg    m_out,
 input    in_0, in_1, in_2, in_3,
 input [1: 0] select
);

```

```

always @ (in_0, in_1, in_2, in_3, select)           // Verilog 2001,
case (select)
  2'b00:    m_out <= in_0;
  2'b01:    m_out <= in_1;
  2'b10:    m_out <= in_2;
  2'b11:    m_out <= in_3;
endcase
endmodule

```

VHDL

```

-- VHDL behavioral description of four-channel multiplexer
entity mux_4x1_beh_vhdl is
  port (m_out: out Std_Logic; in_0, in_1, in_2, in_3: in Std_Log
    select: in Std_Logic_Vector (1 downto 0));
end mux_4x1_beh_vhdl;

```

```

Architecture Behavioral of mux_4x1_beh_vhdl is
begin
  process (in_0, in_1, in_2, in_3, select) begin
    case select is
      when 0 => m_out = '0';
      when 1 => m_out = '1';
      when 2 => m_out = '2';
      when 3 => m_out = '3';
      when others => m_out = '0';
    endcase;
  end process;
end Behavioral;

```

VHDL (Conditional and Selected Signal Assignments)

The process in *mux_4x1_beh_vhdl* in [HDL Example 4.10](#) is equivalent to the following conditional signal assignments:

```

m_out <= in_0 when select = '00'; else
m_out <= in_1 when select = '01'; else
m_out <= in_2 when select = '10'; else
m_out <= in_3 when select = '11'; end if;

```


Another alternative process using a *selected signal assignment* is given below. [26](#)

[26](#) A single identifier *m_out* receives value; in general, an expression can be assigned to the LHS in a selected signal assignment statement.

channel select <= A & B; -- a previously declared channel selector signal

```
process (in_0, in_1, in_2, in_3, channel_select) begin
with channel_select select
m_out <=      in_0 when channel_select = '00',
              in_1 when channel_select = '01',
              in_2 when channel_select = '10',
              in_3 when channel_select = '11',
              '1' when others;    // Use if channel_select is not
end process;
```

The syntax template for a *selected signal assignment* is given below:

```
with expression select
signal_name <=  value when choices,
                value when choices,
                value when choices;
```

Verilog (case, casex, casez Statements)

Signal *m_out* in *mux_4x1_beh* is declared to have type **reg** because it is assigned value by a procedural statement. It will retain its value until it is explicitly changed by a procedural statement. The **always** statement, in this example, has a sequential block enclosed between the keywords **case** and **endcase**. The block is executed whenever any of the inputs listed after the @ symbol changes in value. The **case** statement is a multiway conditional branch construct. Whenever *in_0*, *in_1*, *in_2*, *in_3* or *select* change, the case expression (*select*) is evaluated and its value compared, from top to bottom, with the values in the list of statements that follow, the so-called **case** items. The statement associated with the first **case** item that matches the **case** expression is executed. In the absence of a match, no

statement is executed. (Alternatively, a **default** case item and an associated case expression can be included in the list to ensure that a statement will always be executed.) Since *select* is a two-bit number, it can be equal to 00, 01, 10, or 11. Note: the **case** items have an implied priority because the list is evaluated from top to bottom.

The Verilog **case** construct has two important variations: **casex** and **casez**. The first will treat as don't cares any bits of the **case** expression or the **case** item that have logic value **x** or **z**. The **casez** construct treats as don't cares only the logic value **z** for the purpose of detecting a match between the **case** expression and a **case** item.

The list of case items need not be complete. If the list of **case** items does not include all possible bit patterns of the **case** expression, no match can be detected. Unlisted **case** items, that is, bit patterns that are not explicitly decoded can be treated by using the **default** keyword as the last item in the list of **case** items. The associated statement will execute when no other match is found. This feature is useful, for example, when there are more possible state codes in a sequential machine than are actually used. Having a **default** case item lets the designer map all of the unused states to a desired next state without having to elaborate each individual state, rather than allowing the synthesis tool to arbitrarily assign the next state.

Industry practice has concluded that it is ill-advised to use the case x or case z constructs in RTL code that is intended to be synthesized. These constructs consider don't-care bits in both the case expression and the case item. Synthesis tools do not treat the case expression as having don't cares, that is, each bit is either a specified 0 or 1. Consequently, code that uses case x or case z might have mismatches between the results produced by a synthesized circuit and the results produced by simulation. Such mismatches are difficult and costly to detect. SystemVerilog addresses this issue.

The examples of behavioral descriptions of combinational circuits shown here are simple ones. Behavioral modeling and procedural assignment statements require knowledge of sequential circuits and are covered in more detail in [Section 5.6](#).

The event control expression is also called a *sensitivity list* (Verilog 2001, 2005) when it is expressed as a comma-separated list that is equivalent to an event-OR expression. Both forms express the fact that combinational

logic is reactive—it senses a change in an input signal, and when an input changes an output may change.

VHDL (case Statement)

The sensitivity list of the process in *mux_4x1_beh_vhdl*, the model of the four-channel multiplexer, is sensitive to a change in any of the data channels, and a change in the bits of *select*. When a change is detected, a **case** statement tests the bits of *select*, in sequence, to check whether they match the select bus of the multiplexer. If so, the data into that channel is steered to the output.

Choices represents a single value or a list of values separated by vertical bars, that is, the expression may be tested against several possible choices. For example, the statement `signal_name <= '1' when A & B = '00' or A & B = '10' ;` [28](#) considers two values of the concatenation *A&B*. The effect of the statement is to compare the expression to a listed choice. At the first match the value is assigned to the named signal. A restriction of the selected signal assignment statement is that the *choices* must be mutually exclusive and must exhaust all possibilities for the result of evaluating the expression. The keyword *others* can be used in the last *when* clause to cover values of expression that are not explicitly cited.

[28](#) Remember, **&** is the VHDL operator for concatenation.

The syntax template for the case statement is

```
case expression is
  when case_choice_1 => sequential_statement1

  when case_choice_2 => sequential_statement2

  when case_choice_3 => sequential_statement3

  . . .
[when others b sequential_statement1]
end case;
```

The case statement requires that the case choice explicitly include all possible values of the case expression. If they are not listed, the “**others**”

clause is required (shown here in square brackets as an option). If the choices associated with “**others**” do not require action, the null statement should be used, that is, `w h e n o t h e r s => n u l l ;`

4.14 WRITING A SIMPLE TESTBENCH

A testbench is an HDL program that describes and applies a stimulus to an HDL model of a circuit to test it and to observe its response during simulation. Testbenches can be quite complex and lengthy, and may take longer to develop than the design that is tested. The results of a test are only as good as the testbench that is used to test a circuit, so care must be taken to write stimuli that will test a circuit thoroughly, exercising all of the operating features that are specified. The examples presented here demonstrate some basic features of HDL stimulus models. [Chapter 8](#) considers testbenches in more depth.

Verilog

In addition to employing the **always** statement, Verilog testbenches use the **initial** statement to provide a stimulus to the circuit being tested. We use the term “**always** statement” loosely. Actually, **always** is a Verilog language construct specifying *how* the associated statement is to execute (subject to the event control expression). The **always** statement executes repeatedly, as a loop. *The **initial** statement executes only once*, starting from simulation time 0, and may continue executing with any assignments that are delayed by a given number of time units, as specified by the symbol #. The statement expires when the last statement in its block executes, which may or may not coincide with the end of simulation. For example, consider the **initial** block

```
initial
  begin
    A = 0; B = 0;
    #10 A = 1;
    #20 A = 0; B = 1;
  end
```

The block is enclosed between the keywords **begin** and **end**. The blocking

assignment statements within the block are processed sequentially, subject to the delay control operator `#`. This operator has the effect of suspending the simulator until the associated time has elapsed. Then the simulator resumes operation. In reality, nothing is suspended or turned off; the delay control operator affects the scheduling of the assignment created by the next assignment statement as though the simulator was suspended. At time 0, *A* and *B* are set to 0. Ten time units later, *A* is changed to 1. Twenty time units after that (at $t = 30$), *A* is changed to 0 and *B* to 1. As another example, inputs specified by a three-bit truth table can be generated with the **initial** block:

```
initial
begin
  D = 3'b000;
  repeat (7)
    #10 D = D + 3'b001;
end
```

When the simulator runs, the three-bit vector *D* is initialized to 000 at time = 0. The keyword **repeat** specifies a looping statement: *D* is incremented by 1 seven times, once every 10 time units. The result is a sequence of binary numbers from 000 to 111.

A simple stimulus module has the following form:

```
module test_module_name;
  // Declare local reg and wire identifiers.
  // Instantiate the design module under test.
  // Specify a stopwatch, using $finish to terminate the simul
  // Generate stimulus, using initial and always statements.
  // Display the output response (text or graphics (or both)).
endmodule
```

A test module is written like any other module, but it typically has no inputs or outputs. The signals that are applied as inputs to the unit under test (UUT) for simulation are declared in the stimulus module as local **reg** data type. Each output of the design module that is displayed for testing is declared in the stimulus module as local **wire** data type. The module under test is then instantiated, using the local identifiers in its port list. [Figure 4.37](#) clarifies this relationship between the formal signals of the unit being

tested and the actual signals declared locally in the testbench. The stimulus module generates inputs for the design module by declaring *local* identifiers t_A and t_B as **reg** type and checks the output of the design unit with the **wire** identifier t_C . The *local* identifiers are then used to stimulate the design module being tested. The simulator associates the (actual) local identifiers of the inputs within the testbench, t_A , t_B , and t_C , with the formal identifiers of the module (A , B , and C). The association shown here is based on *position* in the port list, which is adequate for the examples that we will consider. The reader should note, however, that Verilog also provides a more flexible *name association* mechanism for connecting ports in larger circuits. It will be demonstrated in later examples.




FIGURE 4.37

Interaction between testbench and Verilog design unit

[Description](#)

The response to the stimulus generated by the **initial** and **always** blocks will appear in text format as standard output and as waveforms (timing

diagrams) in simulators having graphical output capability. Numerical outputs are displayed by using Verilog *system tasks*. These are built-in system functions, which are recognized by keywords that begin with the symbol \$. Some of the system tasks that are useful for display are

\$display—display a one-time value of variables or strings with
\$write—same as **\$display**, but without going to next line,
\$monitor—display variables whenever a value changes during a si
\$time—display the simulation time, and
\$finish—terminate the simulation.

The syntax for **\$display**, **\$write**, and **\$monitor** is of the form

```
Task-name (format specification, argumentlist)  
;
```

The format specification uses the symbol % to specify the radix of the numbers that are displayed and may have a string enclosed in quotes ("). The base may be binary, decimal, hexadecimal, or octal, identified with the symbols %b, %d, %h, and %o, respectively (%B, %D, %H, and %O are valid too). For example, the statement

```
$display ("%d %b %b", C, A, B);
```

specifies the display of *C* in decimal and of *A* and *B* in binary. Note that there are no commas in the format specification, that the format specification and argument list are separated by a comma, and that the argument list has commas between the variables. An example that specifies a string enclosed in quotes may look like the statement

```
$display ("time = %0d A = %b B = %b", $time, A, B);
```

and will produce the display

```
time = 3 A = 10 B = 1
```

where (*t i m e* =), (*A* =), and (*B* =) are part of the string to be displayed. The format specifiers %0d, %b, and %b specify the base for **\$time**, *A*, and *B*, respectively. In displaying time values, it is better to use the format %0d instead of %d. This provides a display of the significant

digits without the leading spaces that %d will include. (%d will display about 10 leading spaces because time is calculated as a 32-bit number.)

An example of a stimulus module is shown in [HDL Example 4.9](#). The circuit to be tested is the two-to-one-line multiplexer described in [Example 4.6](#). The module `t_mux_2x1_df` has no ports. The inputs for the mux are declared with a **reg** keyword and the outputs with a **wire** keyword. The mux is instantiated with the local variables. The **initial** block specifies a sequence of binary values to be applied during the simulation. The output response is checked with the **\$monitor** system task. Every time a variable in its argument changes value, the simulator displays the inputs, outputs, and time. The result of the simulation is listed under the simulation log in the example. It shows that `m _ o u t = A` when `s e l e c t = 1` and `m _ o u t = B` when `s e l e c t = 0` verifying the operation of the multiplexer.

The fine print of the specification for Verilog 1995 indicates that the order in which multiple **initial** or **always** behaviors execute is not determined by the language itself, but depends on the implementation of the simulator. This means that the designer cannot depend on the listing of procedural blocks to determine the order in which they will execute by a simulator, so having initialization of variables depend implicitly on such an ordering is not advisable and may lead to unexpected results in simulation. Verilog 2001 allowed variables to be initialized when they are declared. For example, **integer** `k = 5` ; declares an integer, `k`, and specifies its initial value. However, the order in which such declarations will be executed relative to initial procedural blocks is not specified, and so the initial value of such variables is not deterministic. SystemVerilog eliminates this issue by specifying that all variables that are initialized in their declarations will be evaluated prior to the execution of any events at the start of simulation time zero.

VHDL

A VHDL testbench is an entity-architecture pair written specifically to apply stimulus signals to verify the functionality of a design. The entity of a testbench is self-contained—it does not have inputs or outputs. The architecture of a testbench includes an instance of the design *unit under test* (UUT), and VHDL process statements that generate signals to test the design. A simulator applies the input signals to the UUT, and presents text

or graphical data describing the response of the UUT to the stimulus. Logic simulators having graphical output can display the signals at the level of the testbench and at levels of the hierarchy within the UUT. [Figure 4.38](#) shows the relationship between a VHDL testbench and the UUT, and the association of local signals with the formal names of the signals in the port of the UUT.




FIGURE 4.38

Interaction between testbench and VHDL design unit

[Description](#)

In [Fig. 4.38](#) the UUT is instantiated as a component in the architecture of the testbench. The signals that are applied to the UUT and the signals that are outputs of the UUT are declared within the architecture of the testbench. A process asserts values for the stimulus signals (i.e., the data channels); a second process generates *select*, which is specified to assert a value of ‘1’ when simulation begins, and to switch to a value of ‘0’ after 10 ns have elapsed.

The stimulus signals are local to the testbench. For clarity, they can be named by adding the prefix *t_* to the signals in the port of the UUT. Either concurrent signal assignments or process statements can provide the values of the inputs to the UUT.

HDL Example 4.11 (Testbench)

Verilog

```
// Testbench with stimulus for mux_2x1_df
module t_mux_2x1_df;
    wire t_mux_out;
    reg t_A, t_B;
    reg t_select;
    parameter stop_time = 50;
    mux_2x1_df M1 (t_mux_out, t_A, t_B, t_select); // Instantiation
    // Alternative association of ports by name:
    // mux_2x1_df M1 (.mux_out (t_mux_out), .A(t_A), .B(t_B), .select(t_select));

    initial # stop_time $finish;
    initial begin // Stimulus generator
        t_select = 1; t_A = 0; t_B = 1;
        #10 t_A = 1; t_B = 0;
        #10 t_select = 0;
        #10 t_A = 0; t_B = 1;
    end
    initial begin // Response monitor
        // $display (" time Select A B m_out ");
        // $monitor ($time,, " %b %b %b %b ", t_select, t_A, t_B, t_mux_out);
        $monitor (" time = ", $time,, " t_select = %b t_A = %b t_B = %b t_mux_out = %b ", t_select, t_A, t_B, t_mux_out);
    end
endmodule
// Dataflow description of two-to-one-line multiplexer
```

```
// from Example 4.6
module mux_2x1_df (m_out, A, B, select);
    output m_out;
    input A, B;
    input select;
    assign m_out = (select) ? A : B;
endmodule
```

Simulation log:

```
time = 0 select = 1 A = 0 B = 1 OUT = 0
time = 10 select = 1 A = 1 B = 0 OUT = 1
time = 20 select = 0 A = 1 B = 0 OUT = 0
time = 30 select = 0 A = 0 B = 1 OUT = 1
```

Note that a **\$monitor** system task displays the output caused by the given stimulus. A commented alternative statement having a **\$display** task would create a header that could be used with a **\$monitor** statement to eliminate the repetition of names on each line of output.

VHDL

```
-- Testbench with stimulus for mux_2x1_df_vhdl
entity t_mux_2x1_df_vhdl is
    port ();
end t_mux_2x1_df_vhdl;

architecture Dataflow of t_mux_2x1_df_vhdl is
    signal t_A, t_B, t_C: Std_Logic;
    signal select: Std_Logic_Vector (1 downto 0);
    signal t_mux_out: Std_Logic;
    component mux_2x1_df_vhdl
        port (A, B: in Std_Logic; C: out Std_Logic; select: in Std_L
    begin

    -- Stimulus signal assignments
    t_select <= 1; t_A <= 0; t_B <= 1;
    wait 10 ns;
    t_A <= 1; t_B <= 0;
    wait 10 ns;
    t_select <= 0;
    wait 10 ns;
    t_A <= 0; t_B <= 1;
end Dataflow;

    -- Instantiate UUT
    M0: mux_2x1_df_vhdl port map (A => t_A, B => t_B, C => t_C,
end Dataflow;
```

4.15 LOGIC SIMULATION

Logic simulation provides a fast and accurate method of verifying that a model of a combinational circuit is correct. It creates a visual representation of the behavior of a digital circuit by computing and displaying logic values corresponding to electrical waveforms in physical hardware.

There are two types of verification: functional and timing. In *functional* verification, we study the logical operation of the circuit independently of physical timing delays of gates, using so-called zero-delay models, which ignore the propagation delay of physical gates. *Timing* verification studies a circuit's operation by including the effect of delays through gates. The process determines whether the specification for the operating speed of the circuit can be met. For example, it must determine that the clock frequency of a sequential circuit is not compromised by the propagation delay of signals from a source register passing through combinational logic before reaching a destination register. Timing verification is beyond the scope of this text.

Logic simulation is usually accomplished with event-driven simulators. At any instant of time most signals (gate outputs) in digital hardware are quiescent, that is, they do not change value. Since relatively few gates change at any time, logic simulators exploit this topological latency by using an “event-driven” scheme in which computational effort is expended only at those times at which one or more signals change their value. Event-driven simulation is the main reason why it is feasible to simulate the logical behavior of circuits containing millions of logic gates.

An event is said to occur in a sequential circuit when a signal undergoes a change in value. A simulation of a digital circuit is said to be “event-driven” when the activity of the simulator is initiated only at those times when the signals in the model experience a change. Rather than recomputing the values of all signals at prescribed time steps, as in analog simulation, event-driven digital simulation computes new values of only those signals that are affected by the events that have already occurred, and only at those times when changes actually occur. For example, a change on one or both of the inputs to the **and** gate in [Fig. 4.39](#) might

cause its output to change value (according to the input/output truth table for the **and** gate in the simulator's logic system). Subsequently, this change causes the output of the **not** gate to change. The simulator monitors signals *A* and *B*, and when they change it determines whether to *schedule* a change for signal *C*. When the scheduled change in signal *C* occurs, the simulator schedules an event for signal *D*, and so on. It is characteristic of event-driven simulation that events on the circuit's input signals propagate through the circuit, and possibly to its outputs. At a given time step of the simulator, events are propagated and scheduled until no events remain to be scheduled at the present time or a future time. The action at the present time of evaluating and scheduling future events is referred to as a *simulation cycle*.



FIGURE 4.39

Circuit for event-driven simulation

When a signal in the circuit being simulated changes value an elaborate set of data structures enables the simulator to consider updating only those signals that could be affected by the event. The remaining signals are ignored because there is no need to recompute their values. A logic simulator creates and manages an ordered list of “event-times,” that is, those discrete times at which events have been scheduled to occur. An “event queue,” (i.e., “signal-change” list, *sig_ch(t)*) is associated with each of the event times. It consists of the names and new values of those signals that are to change at that time. Events at a given time step may cause additional events to be scheduled at the present time, but later in the queue. When the queue is empty and there are no more events to be scheduled, the simulator advances time to the next time at which an event exists in the queue of events at that time.

At the beginning of a simulation, a simulator automatically creates an initial event-time list at time $t_{sim} = 0$. All variables are assigned their initial value (default or specified explicitly), say ‘x,’ which indicates that the physical logic value is initially unknown. When simulation begins the

simulator expands the event-list to include entries for value changes of the circuit's input signals (e.g., A , B) at appropriate times. It then considers the next event-time and updates the values of signals that are in the corresponding signal-change list. Then it updates the event-time list to include new entries for signals whose values were affected by the changes that were just effected (e.g., $sig_ch(10)$ is augmented by the event $C = 0$). As simulation time advances, data structures are removed from a signal-change list as the associated variables are evaluated and possibly assigned their values. When $sig_ch(t)$ becomes empty, the engine proceeds to the next event-time and repeats the process. When the event-time list is empty the event activity is idle until the simulation is terminated.

HDL Example 4.10

[Figure 4.40](#) shows the output waveforms that are produced by a and-invert circuit having zero propagation delays when its input waveforms are as shown (a shaded area denotes the 'x' value of a signal). The "event-time" list and its associated data structures show which signals have an event. It is convenient to display this relationship on a simulator time axis as depicted in the figure. At a given event-time, the signal-change list has been *ordered* to illustrate the causal relationships between the scheduled changes. For example, at time $t_{sim} = 20$ the change of signal B causes the change in signal C , which causes the change in signal D . The simulator suspends t_{sim} while it updates memory to assign value to B , detects the need to schedule C , schedules C , and changes C . When C changes, the simulator notes that D must change, schedules the change in D , and then changes D . All of these actions occur at the same instant of *simulator time*, $t_{sim} = 20$, but they occur sequentially w.r.t. to a single thread of activity on the host processor. When the activity at $t_{sim} = 20$ ceases, the simulator advances to the next time at which there is a nonempty event list, and then digests those events. This continues until there are no more event lists to digest.




FIGURE 4.40

Representation of event-driven simulation (with zero delay)

[Description](#)

Effect of Propagation Delay

A logic simulator must manage the scheduling of events for all of the signals in the circuit that is being simulated. A realistic simulation takes into account the actual propagation delays of the physical circuit elements. Each logic device may have a propagation delay associated with its behavior. When propagation delays are included in the models, signal changes do not propagate instantaneously through the circuit. The simulator uses these delay times to schedule the placement of events in the event lists.

HDL Example 4.12 (Propagation Delay)

The logic gates in the circuit in [Figure 4.41](#) have the indicated propagation delays between the time when their input signals change and when their output is affected by the change. The logic waveforms and event lists [29](#) are depicted below the waveforms. Notice that changes to *C* occur three time units after changes to *A* and *B*, and signal *D* changes two time units after *C*. Thus, propagation delays affect the location of event lists on the simulator's time axis.

[29](#) Event lists are typically implemented as linked list data structures in the simulator engine.




FIGURE 4.41

Representation of event-driven simulation (with propagation delay)

[Description](#)

An example of a circuit with gate delays was presented in [Section 3.9](#) in

[HDL Example 3.3](#). We next show an HDL example that produces the truth table of a combinational circuit. The analysis of combinational circuits was covered in [Section 4.3](#). A multilevel circuit of a full adder was analyzed, and its truth table was derived by inspection. The gate-level description of this circuit has three inputs, two outputs, and nine gates. The model follows the interconnections between the gates according to the schematic diagram of [Fig. 4.2](#).

HDL Example 4.13 (Logic Simulation)

Verilog

The stimulus for the circuit is listed in the second module. The inputs are specified with a three-bit **reg** vector *D*. *D*[2] is equivalent to input *A*, *D*[1] to input *B*, and *D*[0] to input *C*. The outputs of the circuit *F* 1 and *F* 2 are declared as type **wire**. The complement of *F*2 is named *F2_b* to illustrate a common practice for designating the complement of a signal (instead of appending *_not*). The procedure follows the steps represented by [Fig. 4.37](#). The **repeat** loop provides the seven binary numbers after 000 for the truth table. The result of the simulation generates the output truth table displayed with the example. The truth table listed shows that the circuit is a full adder.

```
// Gate-level description of circuit of  
Fig. 4.2
```

```
module Circuit_of_Fig_4_2 (A, B, C, F1, F2);  
    input  A, B, C;  
    output F1, F2;  
    wire  T1, T2, T3, F2_b, E1, E2, E3;  
    or    G1 (T1, A, B, C);  
    and   G2 (T2, A, B, C);  
    and   G3 (E1, A, B);  
    and   G4 (E2, A, C);  
    and   G5 (E3, B, C);  
    or    G6 (F2, E1, E2, E3);  
    not   G7 (F2_b, F2);  
    and   G8 (T3, T1, F2_b);
```

```

    or    G9 (F1, T2, T3);
endmodule

// Stimulus to analyze the circuit
module test_circuit;
    reg [2: 0] D;
    wire F1, F2;
    Circuit_of_Fig_4_2 UUT (D[2], D[1], D[0], F1, F2);    // Inst
    initial

        begin    // Apply stimulus
            D = 3'b000;
            repeat (7) #10 D = D + 1'b1;
        end
    initial $monitor (" ABC = %b F1 = %b F2 = %b",, D, F1, F2); //
endmodule

```

```

Simulation log:
ABC = 000, F1 = 0    F2 = 0
ABC = 001 F1 = 1 F2 = 0 ABC = 010 F1 = 1 F2 = 0
ABC = 011 F1 = 0 F2 = 1 ABC = 100 F1 = 1 F2 = 0
ABC = 101 F1 = 0 F2 = 1 ABC = 110 F1 = 0 F2 = 1
ABC = 111 F1 = 1 F2 = 1

```

VHDL

Logic simulation of the full-adder circuit in [Fig. 4.2](#) first declares the components that will compose the circuit:

```

entity or2_gate is
    port (w: out Std_Logic; x, y: in Std_Logic);
end or2_gate;

architecture Dataflow of or2_gate is
begin
    w <= x or y;
end Dataflow;

entity or3_gate is
    port (w: out Std_Logic; x, y, z: in Std_Logic);
end or3_gate;

```

```

architecture Dataflow of or3_gate is
begin
    w <= x or y or z;
end Dataflow;

```

```

entity and2_gate is
    port (w: out Std_Logic; x, y: in Std_Logic);
end and2_gate;

```

```

architecture Dataflow of and2_gate is
begin
    w <= x and y;
end Dataflow;

```

```

entity and3_gate is
    port (w: out Std_Logic; x, y, z: in Std_Logic);
end and 3_gate;

```

```

architecture Dataflow of and3_gate is
begin
    w <= x and y and z;
end Dataflow;

```

```

entity not_gate is
    port (x: in Std_Logic; y: out Std_Logic);
end not_gate;

```

```

architecture Dataflow of not_gate is
begin
    y <= not x;
end Dataflow;

```

```

entity Circuit_of_Fig_4_2 is
    port (A, B, C: in Std_Logic; F1, F2: out Std_Logic);
end Circuit_of_ Fig. 4.2

```

The components are instantiated and connected (by name) to form the circuit:

```

architecture Structural of Circuit_of Fig_4_2 is
    signal: T1, T2, T3, F2_b, E1, E2, E3: Std_Logic;
    component or2_gate      port (w: out Std_Logic; x, y: in Std_Lo
    component or3_gate      port (w: out Std_Logic; x, y, z: in Std

```

```

component and2_gate      port (w: out Std_Logic; x, y: in Std_Logic;
component and3_gate      port (w: out Std_Logic; x, y, z: in Std_Logic;
component not_gate       port (x: in Std_Logic; y: out Std_Logic;
begin
  G1: or3_gate      port map (w => T1, x => A, y => B, z => C);
  G2: and3_gate     port map (w => T2, x => A, y => B, z => C);
  G3: and2_gate     port map (w => E1, x => A, y => B);
  G4: and2_gate     port map (w => E2, x => A, y => C);
  G5: and2_gate     port map (w => E3, x => B, y => C);
  G6: or3_gate      port map (w => F2, x => E1, y => E2, z => E3);
  G7: not_gate      port map (x => F2, y => F2_b);
  G8: and2_gate     port map (w => T3, x => T1, y => F2_b);
  G9: or2_gate      port map (w => F1, x => T2, y => T3);
end Structural;

entity t_Circuit_of_Fig_4_2 is
  port ();
end t_Circuit_of_Fig_4_2;

```

Finally, *Test_Bench*, the architecture of *t_Circuit_of_Fig_4_2*, is declared. Within it, *Circuit_of_Fig_4_2* is declared as a component and instantiated. The signals of its port are connected by name to the stimulus and outputs that were declared locally within *Test_Bench*.

```

architecture Test_Bench of t_Circuit_of_Fig_4_2 is
  signal t_A, t_B, t_C: Std_Logic;
  signal t_F1, t_F2: Std_Logic;

  integer k range 0 to 7: 0;
  component Circuit_of_Fig_4_2 port (A, B, C: in Std_Logic; F1, F
  -- UUT is a component

begin

  -- Instantiate (by name) the UUT
  UUT: Circuit_of_Fig_4_2 port map (F1 => t_F1, F2 => t_F2, A =>

  -- Apply stimulus signals
  t_A & t_B & t_C <= '000';
  while k <= 7 loop
    t_A & t_B & t_C <= t_A & t_B & t_C + '001';
    k := k + 1;
  end loop;
end Test_Bench;

```

PROBLEMS

(Answers to problems marked with *appear at the end of the book. Where appropriate, a logic design and its related HDL modeling problem are cross-referenced.) Unless SystemVerilog is explicitly named, the HDL compiler for solving a problem may be Verilog, SystemVerilog, or VHDL. Note: For each problem that requires writing and verifying an HDL model, a basic test plan should be written to identify which functional features are to be tested during the simulation and how they will be tested. For example, a reset on-the-fly could be tested by asserting the reset signal while the simulated machine is in a state other than the reset state. The test plan is to guide development of a testbench that will implement the plan. Simulate the model, using the testbench, and verify that the behavior is correct.

1. 4.1 Consider the combinational circuit shown in [Fig. P4.1](#). (HDL—see [Problem 4.49](#).)




FIGURE P4.1

[Description](#)

1. (a)* Derive the Boolean expressions for T 1 through T 4 .
Evaluate the outputs F 1 and F 2 as a function of the four inputs.

2. (b) List the truth table with 16 binary combinations of the four input variables. Then list the binary values for T 1 through T 4 and outputs F 1 and F 2 in the table.
 3. (c) Plot the output Boolean functions obtained in part (b) on maps and show that the simplified Boolean expressions are equivalent to the ones obtained in part (a).
2. 4.2* Obtain the simplified Boolean expressions for output F and G in terms of the input variables in the circuit of [Fig. P4.2](#).




FIGURE P4.2

[Description](#)

3. 4.3 For the circuit shown in [Fig. 4.26](#) ([Section 4.11](#)),
 1. (a) Write the Boolean functions for the four outputs in terms of the input variables.
 2. (b)* If the circuit is described in a truth table, how many rows and columns would there be in the table?
4. 4.4 Design a combinational circuit with three inputs and one output.
 1. (a)* The output is 1 when the binary value of the inputs is less than 3. The output is 0 otherwise.
 2. (b) The output is 1 when the binary value of the inputs is an even

number.

5. 4.5 Design a combinational circuit with three inputs x , y , and z and three outputs A , B , and C . When the binary input is 0, 1, 2, or 3, the binary output is one greater than the input. When the binary input is 4, 5, 6, or 7, the binary output is two less than the input.
6. 4.6 A majority circuit is a combinational circuit whose output is equal to 1 if the input variables have more 1's than 0's. The output is 0 otherwise.
 1. (a)* Design a three-input majority circuit by finding the circuit's truth table, Boolean equation, and a logic diagram.
 2. (b) Write and verify a HDL gate-level model of the circuit.
7. 4.7 Design a combinational circuit that converts a four-bit Gray code ([Table 1.6](#)) to a four-bit binary number.
 1. (a)* Implement the circuit with exclusive-OR gates.
 2. (b) Using a case statement, write and verify a HDL model of the circuit.
8. 4.8 Design a code converter that converts a decimal digit from
 1. (a)* The 8, 4, -2 , -1 code to BCD (see [Table 1.5](#)). (HDL—see [Problem 4.50](#).)
 2. (b) The 8, 4, -2 , -1 code to Gray code.
9. 4.9 A BCD-to-seven-segment decoder is a combinational circuit that converts a decimal digit in BCD to an appropriate code for the selection of segments in an indicator used to display the decimal digit in a familiar form. The seven outputs of the decoder (a , b , c , d , e , f , g) select the corresponding segments in the display, as shown in [Fig. P4.9\(a\)](#). The numeric display chosen to represent the decimal digit is shown in [Fig. P4.9\(b\)](#). Using a truth table and Karnaugh maps, design the BCD-to-seven-segment decoder using a minimum number of gates. The six invalid combinations should result in a blank display. (HDL—see [Problem 4.51](#).)




FIGURE P4.9

Description

10. 4.10* Design a four-bit combinational circuit 2's complementer. (The output generates the 2's complement of the input binary number.) Show that the circuit can be constructed with exclusive-OR gates. Can you predict what the output functions are for a five-bit 2's complementer?
11. 4.11 Using four half adders (HDL—see [Problem 4.52](#)),
 1. (a) Design a full-subtractor circuit incrementer. (A circuit that adds one to a four-bit binary number.)
 2. (b) Design a four-bit combinational decrementer. (A circuit that subtracts 1 from a four-bit binary number.)
12. 4.12
 1. (a) Design a half-subtractor circuit with inputs x and y and outputs $Diff$ and $B\ out$. The circuit subtracts the bits $x - y$ and places the difference in D and the borrow in $B\ out$.
 2. (b)* Design a full-subtractor circuit with three inputs $x, y, B\ in$ and two outputs $Diff$ and $B\ out$. The circuit subtracts $x - y - B\ in$, where $B\ in$ is the input borrow, $B\ out$ is the output borrow, and $Diff$ is the difference.
13. 4.13* The adder-subtractor circuit of [Fig. 4.13](#) has the following values for mode input M and data inputs A and B .

M A B

(a) 0 0111 0110

(b) 0 1000 1001

(c) 1 1100 1000

(d) 1 0101 1010

(e) 1 0000 0001

In each case, determine the values of the four *SUM* outputs, the carry *C*, and overflow *V*. (HDL—see [Problems 4.37](#) and [4.40](#).)

14. 4.14* Assume that the exclusive-OR gate has a propagation delay of 10 ns and that the AND or OR gates have a propagation delay of 5 ns. What is the total propagation delay time in the four-bit adder of [Fig. 4.12](#)?
15. 4.15 Derive the two-level Boolean expression for the output carry C_4 shown in the lookahead carry generator of [Fig. 4.12](#).
16. 4.16 Define the carry propagate and carry generate for a lookahead carry generator as

$$P_i = A_i + B_i \quad G_i = A_i B_i$$

respectively. Show that the output carry and output sum of a full adder becomes

$$C_{i+1} = (C_i' G_i' + P_i)' \quad S_i = (P_i G_i') \oplus C_i$$

The logic diagram of the first stage of a four-bit parallel adder implemented in IC type 74283 is shown in [Fig. P4.16](#). Identify the P

i' and G_i' terminals and show that the circuit implements a full-adder circuit.




FIGURE P4.16

Description

17. 4.17 Show that the output carry in a full-adder circuit can be expressed in the AND–OR–INVERT form

$$C_{i+1} = G_i + P_i C_i = (G_i' P_i' + G_i' C_i')'$$

(IC type 74182 is a lookahead carry generator circuit that generates the carries with AND–OR–INVERT gates (see [Section 3.8](#)). The circuit assumes that the input terminals have the complements of the G 's, the P 's, and of C_1 . Derive the Boolean functions for the lookahead carries C_2 , C_3 , and C_4 in this IC. (*Hint*: Use the equation-substitution method to derive the carries in terms of C_i' .)

18. 4.18 Design a combinational circuit that generates the 9's complement of a
1. (a)* BCD digit. (HDL—see [Problem 4.54\(a\)](#).)
 2. (b) Gray-code digit. (HDL—see [Problem 4.54\(b\)](#).)

19. 4.19 Construct a BCD adder D-subtractor circuit. Use the BCD adder of [Fig. 4.14](#) and the 9's complementer of [Problem 4.18](#). Use block diagrams for the components. (HDL—see [Problem 4.55](#).)
20. 4.20 For a binary multiplier that multiplies two unsigned four-bit numbers,
 1. (a) Using AND gates and binary adders (see [Fig. 4.16](#)), design the circuit.
 2. (b) Write and verify a HDL dataflow model of the circuit.
21. 4.21 Design a combinational circuit that compares two 4-bit numbers to check if they are equal. The circuit output is equal to 1 if the two numbers are equal and 0 otherwise.
22. 4.22* Design an excess-3-to-binary decoder using the unused combinations of the code as don't-care conditions. (HDL—see [Problem 4.42](#).)
23. 4.23 Draw the logic diagram of a 2-to-4-line decoder using (a) NOR gates only and (b) NAND gates only. Include an enable input. (HDL—see [Problems 4.36](#) and [4.45](#).)
24. 4.24 Design a BCD-to-decimal decoder using the unused combinations of the BCD code as don't-care conditions.
25. 4.25 Construct a 5-to-32-line decoder with four 3-to-8-line decoders with enable and a 2-to-4-line decoder. Use block diagrams for the components. (HDL—see [Problem 4.62](#).)
26. 4.26 Construct a 4-to-16-line decoder with five 2-to-4-line decoders with enable. (HDL—see [Problem 4.63](#).)
27. 4.27 A combinational circuit is specified by the following three Boolean functions:

$$F_1(A, B, C) = \Sigma(1, 4, 6) \quad F_2(A, B, C) = \Sigma(3, 5) \quad F_3(A, B, C) = \Sigma(2, 4, 6, 7)$$

Implement the circuit with a decoder constructed with NAND gates (similar to [Fig. 4.19](#)) and NAND or AND gates connected to the

decoder outputs. Use a block diagram for the decoder. Minimize the number of inputs in the external gates.

28. 4.28 Using a decoder and external gates, design the combinational circuit defined by the following three Boolean functions:

1. (a)* $F_1 = x'yz' + xz$ $F_2 = xy'z' + x'y$ $F_3 = x'y'z' + xy$

2. (b) $F_1 = (y' + x)z$ $F_2 = y'z' + x'y + yz'$ $F_3 = (x + y)z$

29. 4.29* Design a four-input priority encoder with inputs as in [Table 4.8](#), but with input D_0 having the highest priority and input D_3 the lowest priority. (HDL—see [Problem 4.57](#).)

30. 4.30 Specify the truth table of an octal-to-binary priority encoder. Provide an output V to indicate that at least one of the inputs is present. The input with the highest subscript number has the highest priority. What will be the value of the four outputs if inputs D_2 and D_6 are 1 at the same time? (HDL—see [Problem 4.64](#).)

31. 4.31 Construct a 16×1 multiplexer with two 8×1 and one 2×1 multiplexers. Use block diagrams. (HDL—see [Problem 4.65](#).)

32. 4.32 Implement the following Boolean function with a multiplexer (HDL—see [Problem 4.46](#)):

1. (a) $F(A, B, C, D) = \Sigma(0, 2, 5, 8, 10, 14)$

2. (b) $F(A, B, C, D) = \Pi(2, 6, 11)$

33. 4.33 Implement a full adder with two 4×1 multiplexers.

34. 4.34 An 8×1 multiplexer has inputs A , B , and C connected to the selection inputs S_2 , S_1 , and S_0 , respectively. The data inputs I_0 through I_7 are as follows:

1. (a)* $I_1 = I_2 = I_7 = 0$; $I_3 = I_5 = 1$; $I_0 = I_4 = D$; and $I_6 = D'$.

2. (b) $I_1 = I_2 = 0$; $I_3 = I_7 = 1$; $I_4 = I_5 = D$; and $I_0 = I_6 = D'$.

Determine the Boolean function that the multiplexer implements.

35. 4.35 Implement the following Boolean function with a 4×1 multiplexer and external gates.

1. (a)* $F_1(A, B, C, D) = \Sigma(1, 3, 4, 11, 12, 13, 14, 15)$
2. (b) $F_2(A, B, C, D) = \Sigma(1, 2, 5, 7, 8, 10, 11, 13, 15)$

Connect inputs A and B to the selection lines. The input requirements for the four data lines will be a function of variables C and D . These values are obtained by expressing F as a function of C and D for each of the four cases when $AB = 00, 01, 10$, and 11 . These functions may have to be implemented with external gates. (HDL—see [Problem 4.47](#).)

36. 4.36 Write the HDL gate-level description of the priority encoder circuit shown in [Fig. 4.23](#). (HDL—see [Problem 4.45](#).)
37. 4.37 Write the HDL gate-level hierarchical description of a four-bit adder–subtractor for unsigned binary numbers. The circuit is similar to [Fig. 4.13](#) but without output V . You can instantiate the four-bit full adder described in [HDL Example 4.2](#). (HDL—see [Problems 4.13](#) and [4.40](#).)
38. 4.38 Write the HDL dataflow description of a quadruple 2-to-1-line multiplexer with enable (see [Fig. 4.26](#)).
39. 4.39* Write an HDL behavioral description of a four-bit comparator with a six-bit output $Y[5 : 0]$. Bit index 5 of Y is for “equals,” bit 4 for “not equal to,” bit 3 for “greater than,” bit 2 for “less than,” bit 1 for “greater than or equal,” and bit 0 for “less than or equal to.”
40. 4.40 Using the conditional operator ($?:$), write an HDL dataflow description of a four-bit adder–subtractor of unsigned numbers. (See [Problems 4.13](#) and [4.37](#).)
41. 4.41 Repeat [Problem 4.40](#) using a Verilog **always** statement or a VHDL **process**.

42. 4.42

1. (a) Write an HDL gate-level description of the BCD-to-excess-3 converter circuit shown in [Fig. 4.4](#) (see [Problem 4.22](#)).
2. (c) Write a dataflow description of the BCD-to-excess-3 converter using the Boolean expressions listed in [Fig. 4.3](#).
3. (d)* Write an HDL behavioral description of a BCD-to-excess-3 converter.
4. (e) Write a testbench to simulate and test the BCD-to-excess-3 converter circuit in order to verify the truth table. Check all three circuits.

43. 4.43 Explain the function of the circuit specified by the following HDL description:

Verilog

```
module Prob4_43 (A, B, S, E, Q);  
    input  [1:0] A, B;  
    input      S, E;  
    output [1:0] Q;  
    assign Q = E ? (S ? A : B) : 'bz;  
endmodule
```

VHDL

```
architecture  
begin
```

```
Q <= A when S = '1' and E = '1'; else '0' when S = '0' and
```

44. 4.44 Using a case statement, write an HDL behavioral description of an eight-bit arithmetic-logic unit (ALU). The circuit has a three-bit select bus (Sel), 16-bit input datapaths (A and B), an eight-bit output datapath (y), and performs the arithmetic and logic operations listed below.

Sel	Description
-----	-------------

000 Reset y to all 0's

001 Bitwise AND

010 Bitwise OR

011 Bitwise exclusive-OR

100 Bitwise complement

101 Subtract

110 Add (Assume A and B are unsigned)

111 Set y to all 1's

45. 4.45 Write an HDL behavioral description of a four-input priority encoder. Use a four-bit vector for the D inputs and an **always** block with if-else statements. Assume that input $D[3]$ has the highest priority (see [Problem 4.36](#)).
46. 4.46 Write an HDL dataflow description of the logic circuit described by the Boolean function in [Problem 4.32](#).
47. 4.47 Write an HDL dataflow description of the logic circuit described by the Boolean function in [Problem 4.35](#).
48. 4.48 Modify the eight-bit ALU specified in [Problem 4.44](#) and develop an HDL description so that it has three-state output controlled by an enable input, En . Write a testbench and simulate the circuit.
49. 4.49 For the circuit shown in [Fig. P4.1](#),

1. (a) Write and verify a gate-level HDL model of the circuit.
 2. (b) Compare your results with those obtained for [Problem 4.1](#).
50. 4.50 Using a case statement, develop and simulate an HDL behavioral model of
1. (a)* The 8, 4, - 2, - 1 to BCD code converter described in [Problem 4.8\(a\)](#).
 2. (b) The 8, 4, - 2, - 1 to Gray code converter described in [Problem 4.8\(b\)](#).
51. 4.51 Develop and simulate an HDL behavioral model of the ABCD-to-seven-segment decoder—described in [Problem 4.9](#).
52. 4.52 Using a Verilog continuous assignment or VHDL signal assignment, develop and simulate an HDL dataflow model of
1. (a) The four-bit incrementer described in [Problem 4.11\(a\)](#).
 2. (b) The four-bit decrementer described in [Problem 4.11\(b\)](#).
53. 4.53 Develop and simulate an HDL structural model of the decimal adder shown in [Fig. 4.14](#).
54. 4.54 Develop and simulate a HDL behavioral model of a circuit that generates the 9's complement of
1. (a) a BCD digit (see [Problem 4.18\(a\)](#)).
 2. (b) a Gray-code digit (see [Problem 4.18\(b\)](#)).
55. 4.55 Construct a hierarchical model of the BCD adder-subtractor described in [Problem 4.19](#). The BCD adder and the 9's complementer are to be described as behavioral models in separate modules, and they are to be instantiated in a top-level module.
56. 4.56* Write a Verilog continuous assignment statement or a VHDL signal assignment statement that compares two 4-bit numbers to check if their bit patterns match. The variable to which the assignment is made is equal to 1 if the numbers match and 0

otherwise.

57. 4.57* Develop and verify an HDL behavioral model of the four-bit priority encoder described in [Problem 4.29](#).
58. 4.58 Write an HDL model of a circuit whose 32-bit output is formed by shifting its 32-bit input three positions to the right and filling the vacant positions with the bit that was in the MSB before the shift occurred (shift arithmetic right). Write an HDL model of a circuit whose 32-bit output is formed by shifting its 32-bit input three positions to the left and filling the vacant positions with 0 (shift logical left).
59. 4.59 Write an HDL model of a BCD-to-decimal decoder using the unused combinations of the BCD code as don't-care conditions (see [Problem 4.24](#)).
60. 4.60 Using the port syntax of the IEEE 1364-2001 standard, write and verify a gate-level model of the four-bit even parity checker shown in [Fig. 3.34](#).
61. 4.61 Using Verilog continuous assignment statements or a VHDL signal assignment statement, write and verify a gate-level model of the four-bit even parity checker shown in [Fig. 3.34](#).
62. 4.62 Write and verify a gate-level hierarchical HDL model of the circuit described in [Problem 4.25](#).
63. 4.63 Write and verify a gate-level hierarchical HDL model of the circuit described in [Problem 4.26](#).
64. 4.64 Write and verify a HDL model of the octal-to-binary circuit described in [Problem 4.30](#).
65. 4.65 Write a hierarchical gate-level HDL model of the multiplexer described in [Problem 4.31](#).

REFERENCES

- 1.Dietmeyer, D. L. 1988. *Logic Design of Digital Systems*, 3rd ed., Boston: Allyn Bacon.
- 2.Gajski, D. D. 1997. *Principles of Digital Design*. Upper Saddle River, NJ: Prentice Hall.
- 3.Hayes, J. P. 1993. *Introduction to Digital Logic Design*. Reading, MA: Addison-Wesley.
- 4.Katz, R. H. 2005. *Contemporary Logic Design*. Upper Saddle River, NJ: Prentice Hall.
- 5.Nelson, V. P., H. T. Nagle, J. D. Irwin, and B. D. Carroll. 1995. *Digital Logic Circuit Analysis and Design*. Englewood Cliffs, NJ: Prentice Hall.
- 6.Bhasker, J. 1997. *A Verilog HDL Primer*. Allentown, PA: Star Galaxy Press.
- 7.Bhasker, J. 1998. *Verilog HDL Synthesis*. Allentown, PA: Star Galaxy Press.
- 8.Ciletti, M. D. 1999. *Modeling, Synthesis, and Rapid Prototyping with Verilog HDL*. Upper Saddle River, NJ: Prentice Hall.
- 9.Mano, M. M. and C. R. Kime. 2007. *Logic and Computer Design Fundamentals*, 4th ed., Upper Saddle River, NJ: Prentice Hall.
- 10.Roth, C. H. and L. L., Kinney. 2014. *Fundamentals of Logic Design*, 7th ed., St. Paul, MN: Cengage Learning.
- 11.Wakerly, J. F. 2005. *Digital Design: Principles and Practices*, 4th ed., Upper Saddle River, NJ: Prentice Hall.
- 12.Palnitkar, S. 1996. *Verilog HDL: A Guide to Digital Design and Synthesis*. Mountain View, CA: SunSoft Press (a Prentice Hall title).

- 13. Thomas, D. E. and P. R. Moorby. 2002. *The Verilog Hardware Description Language*, 5th ed., Boston: Kluwer Academic Publishers.

WEB SEARCH TOPICS

- Boolean equation
- Combinational logic
- Comparator
- Decoder
- Exclusive-OR
- Multiplexer
- Priority encoder
- Three-state inverter
- Three-state buffer
- Truth table

Chapter 5 Synchronous Sequential Logic

CHAPTER OBJECTIVES

1. Know how to distinguish a sequential circuit from a combinational circuit.
2. Understand the functionality of a *SR* latch, transparent latch, *D* flip-flop, *JK* flip-flop, and *T* flip-flop.
3. Know how to use the characteristic table and characteristic equation of a flip-flop.
4. Know how to derive the state equation, state table, and state diagram of a clocked sequential circuit.
5. Know the difference between Mealy and Moore finite state machines.
6. Given the state diagram of a finite state machine, be able to write a HDL model of the machine.
7. Understand the HDL models of latches and flip-flops.
8. Know how to write synthesizable HDL models of clocked sequential circuits.
9. Know how to design a state machine using manual methods.
10. Know how to eliminate equivalent states in a state table.
11. Know how to define a one-hot state assignment code.
12. Be able to design a sequential circuit with (a) *D* flip-flops, (b) *JK* flip-flops, and (c) *T* flip-flops.

5.1 INTRODUCTION

Hand-held devices, cell phones, navigation receivers, personal computers, digital cameras, personal media players, and virtually all electronic consumer products have the ability to send, receive, store, retrieve, and process information represented in a binary format. The technology enabling and supporting these devices is critically dependent on electronic components that can store information, that is, have memory. This chapter examines the operation and control of these devices and their use in circuits and enables you to better understand what is happening in these devices when you interact with them. The digital circuits considered thus far have been combinational—their output depends only and immediately on their inputs—they have no memory, that is, they do not depend on past values of their inputs. Sequential circuits, however, act as storage elements and have memory. They can store, retain, and then retrieve information when needed at a later time. It is important that you understand the distinction between sequential and combinational circuits.

5.2 SEQUENTIAL CIRCUITS

[Figure 5.1](#) shows a block diagram of a sequential circuit. It consists of a combinational circuit to which memory elements are connected to form a feedback path. The storage elements are devices capable of storing binary information. The binary information stored in these elements at any given time defines the *state* of the sequential circuit at that time. The sequential circuit receives binary information from external inputs that, together with the present state of the storage elements, determine the binary value of the outputs. These external inputs also determine the condition for changing the state in the storage elements. The block diagram demonstrates that the outputs in a sequential circuit are a function not only of the inputs but also of the present state of the storage elements. The next state of the storage elements is also a function of external inputs and the present state. Thus, **a sequential circuit is specified by a time sequence of inputs, outputs, and internal states**. In contrast, the outputs of combinational logic depend on only the present values of the inputs.




FIGURE 5.1

Block diagram of sequential circuit


There are two main types of sequential circuits, and their classification is a function of the timing of their signals. A *synchronous* sequential circuit is a system whose behavior can be defined from the knowledge of its signals at discrete instants of time. The behavior of an *asynchronous* sequential circuit depends upon the input signals at any instant of time *and* the order in which the inputs change. The storage elements commonly used in asynchronous sequential circuits are time-delay devices. The storage

capability of a time-delay device varies with the time it takes for the signal to propagate through the device. In practice, the internal propagation delay of logic gates is of sufficient duration to produce the needed delay, so that actual delay units may not be necessary. In gate-type asynchronous systems, the storage elements consist of logic gates whose propagation delay provides the required storage. Thus, an asynchronous sequential circuit may be regarded as a combinational circuit with feedback. Because of the feedback among logic gates, an asynchronous sequential circuit may become unstable at times. The instability problem imposes many difficulties on the designer, and limits their use. These circuits will not be covered in this text.

A *synchronous* sequential circuit employs signals that affect the storage elements at only discrete instants of time. Synchronization is achieved by a timing device called a *clock generator*, which provides a clock signal having the form of a periodic sequence of *clock pulses*. The clock signal is commonly denoted by the identifiers *clock* and *clk*. The clock pulses are distributed throughout the system in such a way that storage elements are affected only with the arrival of each pulse. In practice, the clock pulses determine *when* computational activity will occur within the circuit, and other signals (external inputs and otherwise) determine *what* changes will take place affecting the storage elements and the outputs. For example, a circuit that is to add and store two binary numbers would compute their sum from the values of the numbers and store the sum at the occurrence of a clock pulse. Synchronous sequential circuits that use clock pulses to control storage elements are called *clocked sequential circuits* and are the most frequently encountered type in practice. They are called *synchronous circuits* because the activity within the circuit and the resulting updating of stored values is synchronized to the occurrence of clock pulses. The design of synchronous circuits is feasible because they seldom manifest instability problems, and their timing is easily broken down into independent discrete steps, each of which can be considered separately.

The storage elements (memory) used in clocked sequential circuits are called *flip-flops*. A flip-flop is a binary storage device capable of storing one bit of information. In a stable state, the output of a flip-flop is either 0 or 1. A sequential circuit may use many flip-flops to store as many bits as necessary. For example, a word of data may be stored as a 64-bit value. The block diagram of a synchronous clocked sequential circuit is shown in [Fig. 5.2](#). The *outputs* are formed by a combinational logic function of the

inputs to the circuit or the values stored in the flip-flops (or both). The value that is stored in a flip-flop when the clock pulse occurs is also determined by the inputs to the circuit or the values presently stored in the flip-flop (or both). The new value is stored (i.e., the flip-flop is updated) when a pulse of the clock signal occurs. Prior to the occurrence of the clock pulse, the combinational logic forming the next value of the flip-flop must have reached a stable value. Consequently, the speed at which the combinational logic circuits operate is critical. If the clock (synchronizing) pulses arrive at a regular interval, as shown in the timing diagram in [Fig. 5.2](#), the combinational logic must respond to a change in the state of the flip-flop in time to be updated before the next pulse arrives. Propagation delays play an important role in determining the minimum interval between clock pulses that will allow the circuit to operate correctly. A change in state of the flip-flops is initiated only by a clock pulse transition—for example, when the value of the clock signals changes from 0 to 1. When a clock pulse is not active, the feedback loop between the value stored in the flip-flop and the value formed at the input to the flip-flop is effectively broken because the flip-flop outputs cannot change even if the outputs of the combinational circuit driving their inputs change. Thus, the transition from one state to the next occurs only at predetermined intervals dictated by the clock pulses.



(a) Block diagram



(b) Timing diagram of clock pulses

FIGURE 5.2

[Description](#)

Practice Exercise 5.1

1. Describe the fundamental difference between the output of a combinational circuit and the output of a sequential circuit.

Answer: The output of a combinational circuit depends on only the inputs to the circuit; the output of a sequential circuit depends on the inputs to the circuit and the present state of the storage elements.

5.3 STORAGE ELEMENTS: LATCHES

A storage element in a digital circuit can maintain a binary state indefinitely (as long as power is delivered to the circuit), until directed by an input signal to switch states. The major differences among various types of storage elements are in the number of inputs they possess and in the manner in which the inputs affect the binary state. *Storage elements that operate with signal levels (rather than signal transitions) are referred to as latches; those controlled by a clock transition are flip-flops.* Latches are said to be *level-sensitive* devices; flip-flops are *edge-sensitive* devices. The two types of storage elements are related because latches are the basic circuits from which all flip-flops are constructed. Although latches are useful for storing binary information and for the design of asynchronous sequential circuits, they are not practical for use as storage elements in synchronous sequential circuits. Because they are the building blocks of flip-flops, however, we will now consider the fundamental storage mechanism used in latches before considering flip-flops in the next section.

SR Latch

The SR latch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates, and two inputs labeled *S* for set, and *R* for reset. The SR latch constructed with two cross-coupled NOR gates is shown in [Fig. 5.3](#). The latch has two useful states. When output $Q=1$ and $Q'=0$, the latch is said to be in the *set state*. When $Q=0$ and $Q'=1$, it is in the *reset state*. Outputs Q and Q' are normally the complement of each other. However, when both inputs are equal to 1 at the same time, a condition in which both outputs are equal to 0 (rather than be mutually complementary) occurs. If both inputs are then switched to 0 simultaneously, the device will enter an unpredictable or undefined state or a metastable state. Consequently, in practical applications, **setting both inputs to 1 is forbidden.**




FIGURE 5.3

SR latch with NOR gates

Description

Under normal conditions, both inputs of the latch remain at 0 unless the state has to be changed. The application of a momentary 1 to (only) the S input causes the latch to go to the set state. The S input must go back to 0 before any other changes take place, in order to avoid the occurrence of an undefined next state that results from the forbidden input condition. As shown in the function table of [Fig. 5.3\(b\)](#), two input conditions cause the circuit to be in the set state. The first condition ($S=1, R=0$) is the action that must be taken by input S to bring the circuit to the set state. Removing the active input from S leaves the circuit in the same state. After both inputs return to 0, it is then possible to shift to the reset state by momentarily applying a 1 to the R input. The 1 can then be removed from R , whereupon the circuit remains in the reset state. Thus, when both inputs S and R are equal to 0, the latch can be in either the set or the reset state, depending on which input was most recently a 1. When inputs are applied, the resulting (next) state of the latch depends on the inputs and on the present state of the latch.

If a 1 is applied to both the S and R inputs of the latch, both outputs go to 0. This action produces an undefined next state, because the state that results from the input transitions depends on the order in which they return to 0. It also violates the requirement that outputs be the complement of each other. In normal operation, this condition is avoided by making sure that 1's are not applied to both inputs simultaneously.

The SR latch with two cross-coupled NAND gates is shown in [Fig. 5.4](#). It operates with both inputs normally at 1, unless the state of the latch has to be changed. The application of 0 to the S input causes output Q to go to 1, putting the latch in the set state. When the S input goes back to 1, the circuit remains in the set state. After both inputs go back to 1, we are allowed to change the state of the latch by placing a 0 in the R input. This action causes the circuit to go to the reset state and stay there even after both inputs return to 1. The condition that is forbidden for the NAND latch is both inputs being equal to 0 at the same time, an input combination that should be avoided.




FIGURE 5.4

SR latch with NAND gates

[Description](#)

In comparing the NAND with the NOR latch, note that the input signals for the NAND require the complement of those values used for the NOR latch. Because the NAND latch requires a 0 signal to change its state, it is sometimes referred to as an S'R' latch. The primes (or, sometimes, bars over the letters) designate the fact that the inputs must be in their complement form to activate the circuit.

The operation of the basic SR latch can be modified by providing an additional input signal that determines (controls) *when* the state of the latch can be changed by determining whether S and R (or S' and R') can affect the circuit. An SR latch with a control input is shown in [Fig. 5.5](#). It consists of the basic SR latch and two additional NAND gates. The control

input En acts as an *enable* signal for the other two inputs. The outputs of the two additional NAND gates stay at the logic-1 level as long as the enable signal remains at 0. This is the quiescent condition for the SR latch. When the enable input goes to 1, information from the S or R input is allowed to affect the latch. The set state is reached with $S=1$, $R=0$, and $En=1$ (active-high enabled). To change to the reset state, the inputs must be $S=0$, $R=1$, and $En=1$. In either case, when En returns to 0, the circuit remains in its current state. The control input disables the circuit by applying 0 to En , so that the state of the output does not change regardless of the values of S and R . Moreover, when $En=1$ and both the S and R inputs are equal to 0, the state of the circuit does not change. These conditions are listed in the function table accompanying the diagram.




FIGURE 5.5

SR latch with control input

[Description](#)

An indeterminate condition occurs when all three inputs are equal to 1. This condition places 0's on both inputs of the basic SR latch, which puts it in the undefined state. When the enable input goes back to 0, one cannot conclusively determine the next state, because it depends on whether the S or R input goes to 0 first. This indeterminate condition makes this circuit difficult to manage, and it is seldom used in practice. Nevertheless, the SR latch is an important circuit because other useful latches and flip-flops are constructed from it.

Practice Exercise 5.2

1. (a) What input condition puts an *SR NOR* latch into an indeterminate state?


Answer: Both inputs are 1.

2. (b) What input condition puts an *SR NAND* latch into an indeterminate state?

Answer: Both inputs are 0.

D Latch (Transparent Latch)

One way to eliminate the undesirable condition of the indeterminate state in the *SR* latch is to ensure that inputs *S* and *R* are never equal to 1 at the same time. This is done in the *D* latch, shown in [Fig. 5.6](#). This latch has only two inputs: *D* (data) and *En* (enable). The *D* input goes directly to the *S* input, and its complement is applied to the *R* input. As long as the enable input is at 0, the cross-coupled *SR* latch has both inputs at the 1 level and the circuit cannot change state regardless of the value of *D*. The *D* input is sampled when *En*=1. If *D*=1, the *Q* output goes to 1, placing the circuit in the set state. If *D*=0, output *Q* goes to 0, placing the circuit in the reset state.



(a) Logic diagram

<i>En</i>	<i>D</i>	Next state of <i>Q</i>
0	X	No change
1	0	<i>Q</i> = 0; reset state
1	1	<i>Q</i> = 1; set state

(b) Function table

FIGURE 5.6

D latch

[Description](#)

The *D* latch receives that designation from its ability to hold *data* in its internal storage. It is suited for use as a temporary storage for binary information between a unit and its environment. *The binary information present at the data input of the D latch is transferred to the Q output when the enable input is asserted.* The output follows changes in the data input as long as the enable input is asserted. This situation provides a path from input *D* to the output, and for this reason, the circuit is often called a *transparent* latch. When the enable input signal is de-asserted, the binary information that was present at the data input at the time the transition of *enable* occurred is retained (i.e., stored) at the *Q* output until the enable input is asserted again. Note that an inverter could be placed at the enable input. Then, depending on the physical circuit, the external enabling signal will be a value of 0 (active low) or 1 (active high).

The graphic symbols for the various latches are shown in [Fig. 5.7](#). A latch is designated by a rectangular block with inputs on the left and outputs on the right. One output designates the normal output, and the other (with the bubble designation) designates the complement output. The graphic symbol for the *SR* latch has inputs *S* and *R* indicated inside the block. In the case of a NAND gate latch, bubbles are added to the inputs to indicate that setting and resetting occur with a logic-0 signal. The graphic symbol for the *D* latch has inputs *D* and *En* indicated inside the block.




FIGURE 5.7

Graphic symbols for latches

[Description](#)

Practice Exercise 5.3

1. Describe the functionality of a transparent latch.

Answer: A transparent latch has a data input, an enable input, and output. When the enable input is asserted, the output of the latch follows the input to the latch. When the enable input is de-asserted, the output of the latch is held at the value that was present at the moment the enable input was de-asserted.

5.4 STORAGE ELEMENTS: FLIP-FLOPS

A change in the control input of a latch or flip-flop switches its state. This momentary change is called a *trigger*, and the transition it causes is said to trigger the flip-flop. The *D* latch with pulses in its control input is essentially a flip-flop that is triggered every time the pulse goes to the logic-1 level. As long as the pulse input remains at this level, any changes in the data input will change the output and the state of the latch.

As seen from the block diagram of [Fig. 5.2](#), a sequential circuit has a feedback path from the outputs of the flip-flops to the input of the combinational circuit. Consequently, the inputs of the flip-flops are derived in part from the outputs of the same and other flip-flops. When latches are used for the storage elements, a serious difficulty arises. The state transitions of the latches start as soon as the clock pulse changes to the logic-1 level. The new state of a latch appears at the output while the pulse is still active. This output is connected to the inputs of the latches through the combinational circuit. If the inputs applied to the latches change while the clock pulse is still at the logic-1 level, the latches will respond to new values and a new output state may occur. The result is an unpredictable situation, since the state of the latches may keep changing for as long as the clock pulse stays at the active level. Because of this unreliable operation, the output of a latch cannot be applied directly or through combinational logic to the input of the same or another latch when all the latches are triggered by a common clock source.

Flip-flop circuits are constructed in such a way as to make them operate properly when they are part of a sequential circuit that employs a common clock. The problem with the latch is that it responds to a change in the *level* of a clock pulse. As shown in [Fig. 5.8\(a\)](#), a positive level response in the enable input allows changes in the output when the *D* input changes while the clock pulse stays at logic 1. The key to the proper operation of a flip-flop is to trigger it only during a signal *transition*. This can be accomplished by eliminating the feedback path that is inherent in the operation of the sequential circuit using latches. A clock pulse goes through two transitions: from 0 to 1 and the return from 1 to 0. As shown

in [Fig. 5.8](#), the positive transition is defined as the positive edge and the negative transition as the negative edge. There are two ways that a latch can be modified to form a flip-flop. One way is to employ two latches in a special configuration that isolates the output of the flip-flop and prevents it from being affected while the input to the flip-flop is changing. Another way is to produce a flip-flop that triggers only during a signal transition (from 0 to 1 or from 1 to 0) of the synchronizing signal (clock) and is disabled during the rest of the clock pulse. We will now proceed to show the implementation of both types of flip-flops.




FIGURE 5.8

Clock response in latch and flip-flop

[Description](#)

Edge-Triggered *D* Flip-Flop

The construction of a *D* flip-flop with two *D* latches and an inverter is shown in [Fig. 5.9](#). It is often referred to as a master–slave flip-flop. The first latch is called the *master* and the second the *slave*. The circuit samples the *D* input and changes its output *Q* only at the negative edge of the synchronizing or controlling clock (designated as *Clk*). When *Clk* is 0, the

output of the inverter is 1. The slave latch is enabled, and its output Q is equal to the master output Y . The master latch is disabled because $Clk=0$. When the input (Clk) pulse changes to the logic-1 level, the data from the external D input are transferred to the master. The slave, however, is disabled as long as the clock remains at the 1 level, because its *enable* input is equal to 0. Any change in the input changes the master output at Y , but cannot affect the slave output. When the clock pulse returns to 0, the master is disabled and is isolated from the D input. At the same time, the slave is enabled and the value of Y is transferred to the output of the flip-flop at Q . Thus, *a change in the output of the flip-flop can be triggered only by and during the transition of the clock from 1 to 0.*




FIGURE 5.9

Master–slave D flip-flop

The behavior of the master–slave flip-flop just described dictates that (1) the output may change only once, (2) a change in the output is triggered by the negative edge of the clock, and (3) the change may occur only during the clock's negative level. The value that is produced at the output of the flip-flop is the value that was *stored in the master stage immediately before the negative edge occurred*. It is also possible to design the circuit so that the flip-flop output changes on the positive edge of the clock. This happens in a flip-flop that has an additional inverter between the Clk terminal and the junction between the other inverter and input En of the master latch. Such a flip-flop is triggered with a negative pulse, so that the negative edge of the clock affects the master and the positive edge affects the slave and the output terminal.

Another construction of an edge-triggered D flip-flop uses three SR latches

as shown in [Fig. 5.10](#). Two latches respond to the external D (data) and Clk (clock) inputs. The third latch provides the outputs for the flip-flop. The S and R inputs of the output latch are maintained at the logic-1 level when $Clk=0$. This causes the output to remain in its present state. Input D may be equal to 0 or 1. If $D=0$ when Clk becomes 1, R changes to 0. This causes the flip-flop to go to the reset state, making $Q=0$. If there is a change in the D input while $Clk=1$, terminal R remains at 0 because Q is 0. Thus, the flip-flop is locked out and is unresponsive to further changes in the input. When the clock returns to 0, R goes to 1, placing the output latch in the quiescent condition without changing the output. Similarly, if $D=1$ when Clk goes from 0 to 1, S changes to 0. This causes the circuit to go to the set state, making $Q=1$. Any change in D while $Clk=1$ does not affect the output.




FIGURE 5.10

D-type positive-edge-triggered flip-flop

Description

In sum, when the input clock in the positive-edge-triggered flip-flop makes a positive transition, the value of D is transferred to Q . A negative transition of the clock (i.e., from 1 to 0) does not affect the output, nor is the output affected by changes in D when Clk is in the steady logic-1 level or the logic-0 level. Hence, this type of flip-flop responds to the transition from 0 to 1 and nothing else.

The timing of the response of a flip-flop to input data and to the clock must be taken into consideration when one is using edge-triggered flip-flops. There is a minimum time called the *setup time* during which the D input must be maintained at a constant value prior to the occurrence of the clock transition. Similarly, there is a minimum time called the *hold time* during which the D input must not change after the application of the positive transition of the clock. The propagation delay time of the flip-flop is defined as the interval between the trigger edge and the stabilization of the output to a new state. These and other parameters are specified in manufacturers' data books for specific logic families.

The graphic symbol for the edge-triggered D flip-flop is shown in [Fig. 5.11](#). It is similar to the symbol used for the D latch, except for the arrowhead-like symbol in front of the letter Clk , designating a *dynamic* input. The *dynamic indicator* ($>$) denotes the fact that the flip-flop responds to the edge transition of the clock. A bubble outside the block adjacent to the dynamic indicator designates a negative edge for triggering the circuit. The absence of a bubble designates a positive-edge response.




FIGURE 5.11

Graphic symbol for edge-triggered D flip-flop

[Description](#)

Practice Exercise 5.4

1. What is meant by “a positive-edge flip-flop?”

Answer: A positive-edge flip-flop is one that is activated by the rising (positive) edge of the clock (synchronizing signal).

Other Flip-Flops

Very large-scale integrated circuits contain several thousands of gates within one package. Circuits are constructed by interconnecting the various gates to provide a digital system. Each flip-flop is constructed from an interconnection of gates. The most economical and efficient flip-flop constructed in this manner is the edge-triggered D flip-flop, because it requires the smallest number of gates. Other types of flip-flops can be constructed by using the D flip-flop and external logic. Two flip-flops less widely used in the design of digital systems are the JK and T flip-flops.

There are three operations that can be performed with a flip-flop: Set it to 1, reset it to 0, or complement its output. With only a single input, the D flip-flop can set or reset the output, depending on the value of the D input immediately before the clock transition. Synchronized by a clock signal, the JK flip-flop has two inputs and performs all three operations. The circuit diagram of a JK flip-flop constructed with a D flip-flop and gates is shown in [Fig. 5.12\(a\)](#). The J input sets the flip-flop to 1, the K input resets it to 0, and when both inputs are enabled, the output is complemented. This can be verified by investigating the circuit applied to the D input:




FIGURE 5.12

JK flip-flop

Description

$$D = JQ' + K'Q$$

When $J=1$ and $K=0$, $D=Q'+Q=1$, so the next clock edge sets the output to 1. When $J=0$ and $K=1$, $D=0$, so the next clock edge resets the output to 0. When both $J=K=1$ and $D=Q'$ the next clock edge complements the output. When both $J=K=0$ and $D=Q$, the clock edge leaves the output unchanged. The graphic symbol for the *JK* flip-flop is shown in [Fig. 5.12\(b\)](#). It is similar to the graphic symbol of the *D* flip-flop, except that now the inputs are marked *J* and *K*.

The *T* (toggle) flip-flop is a complementing flip-flop and can be obtained from a *JK* flip-flop when inputs *J* and *K* are tied together. This is shown in [Fig. 5.13\(a\)](#). When $T=0$ ($J=K=0$), a clock edge does not change the output. When $T=1$ ($J=K=1$), a clock edge complements the output. The complementing flip-flop is useful for designing binary counters.




FIGURE 5.13

T flip-flop

Description

The *T* flip-flop can be constructed with a *D* flip-flop and an exclusive-OR gate as shown in [Fig. 5.13\(b\)](#). The expression for the *D* input is

$$D = T \oplus Q = TQ' + T'Q$$

When $T=0$, $D=Q$ and there is no change in the output. When $T=1$, $D=Q'$ and the output complements. The graphic symbol for this flip-flop has a *T* symbol in the input.

Characteristic Tables

A characteristic table defines the logical properties of a flip-flop by describing its operation in tabular form. The characteristic tables of three types of flip-flops are presented in [Table 5.1](#). They define the next state (i.e., the state that results from a clock transition) as a function of the inputs and the present state. $Q(t)$ refers to the present state (i.e., the state present prior to the application of a clock edge). $Q(t+1)$ is the next state one clock period later. Note that the clock edge input is not included in the characteristic table, but is implied to occur between times t and $t+1$. Thus, $Q(t)$ denotes the state of the flip-flop immediately before the clock edge, and $Q(t+1)$ denotes the state that results from the clock transition.

Table 5.1 *Flip-Flop Characteristic Tables*

JK Flip-Flop

J K Q(t+1)

0 0 $Q(t)$ No change

0 1 0 Reset

1 0 1 Set

1 1 $Q'(t)$ Complement

<i>D Flip-Flop</i>			<i>T Flip-Flop</i>		
<i>D</i>	$Q(t+1)$		<i>T</i>	$Q(t+1)$	
0	0	Reset	0	$Q(t)$	No change
1	1	Set	1	$Q'(t)$	Complement

The characteristic table for the *JK* flip-flop shows that the next state is equal to the present state when inputs *J* and *K* are both equal to 0. This condition can be expressed as $Q(t+1)=Q(t)$, indicating that the clock produces no change of state. When $K=1$ and $J=0$, the clock resets the flip-

flop and $Q(t+1)=0$. With $J=1$ and $K=0$, the flip-flop sets and $Q(t+1)=1$. When both J and K are equal to 1, the next state changes to the complement of the present state, a transition that can be expressed as $Q(t+1)=Q'(t)$.

The next state of a D flip-flop is dependent on only the D input and is independent of the present state. This can be expressed as $Q(t+1)=D$. It means that the next-state value is equal to the value of D . Note that the D flip-flop does not have a “no-change” condition. Such a condition can be accomplished either by disabling the clock or by operating the clock by having the output of the flip-flop connected into the D input. Either method effectively circulates the output of the flip-flop when the state of the flip-flop must remain unchanged.

The characteristic table of the T flip-flop has only two conditions: When $T=0$, the clock edge does not change the state; when $T=1$, the clock edge complements the state of the flip-flop.

Characteristic Equations

The logical properties of a flip-flop, as described in the characteristic table, can be expressed algebraically with a characteristic equation. For the D flip-flop, we have the characteristic equation

$$Q(t+1)=D$$

which states that the next state of the output will be equal to the value of input D in the present state. The characteristic equation for the JK flip-flop can be derived from the characteristic table or from the circuit of [Fig. 5.12](#). We obtain

$$Q(t+1)=JQ'+K'Q$$



where Q is the value of the flip-flop output prior to the application of a clock edge. The characteristic equation for the T flip-flop is obtained from the circuit of [Fig. 5.13](#):

$$Q(t+1)=T\oplus Q=TQ'+T'Q$$

Direct Inputs

Some flip-flops have asynchronous inputs that are used to force the flip-flop to a particular state independently of the clock. The input that sets the flip-flop to 1 is called *preset* or *direct set*. The input that clears the flip-flop to 0 is called *clear* or *direct reset*. When power is turned on in a digital system, the state of the flip-flops is unknown. The direct inputs are useful for bringing all flip-flops in the system to a known starting state prior to the clocked operation.

A positive-edge-triggered *D* flip-flop with active-low asynchronous reset is shown in [Fig. 5.14](#). The circuit diagram is the same as the one in [Fig. 5.10](#), except for the additional reset input connections to three NAND gates. When the reset input is 0, it forces output Q' to stay at 1, which, in turn, clears output Q to 0, thus resetting the flip-flop. Two other connections from the reset input ensure that the *S* input of the third *SR* latch stays at logic 1 while the reset input is at 0, regardless of the values of *D* and *Clk*.



R	Clk	D	Q	Q'
0	X	X	0	1
1	↑	0	0	1
1	↑	1	1	0

(c) Function table

FIGURE 5.14

D flip-flop with asynchronous reset

Description

The graphic symbol for the *D* flip-flop with a direct reset has an additional input marked with *R*. The bubble along the input indicates that the reset is active at the logic-0 level. Flip-flops with a direct set use the symbol *S* for the asynchronous set input.

The function table specifies the operation of the circuit. When $R=0$, the output is reset to 0. This state is independent of the values of *D* or *Clk*. Normal clock operation can proceed only after the reset input goes to logic 1. The clock at *Clk* is shown with an upward arrow to indicate that the flip-flop triggers on the positive edge of the clock. The value in *D* is transferred to *Q* with every positive-edge clock signal, provided that $R=1$.

Practice Exercise 5.5

1. Describe the functionality of a *D*-type flip-flop.

Answer: A *D*-type flip-flop has a *D* (data) input, a clock input, and possibly asynchronous or synchronous clear (reset) or set signal. If *set* or *clear* are not asserted, the clock signal synchronizes the transfer of *D* to *Q*, the output. If *set* or *reset* are asynchronous, their action controls the flip-flop independently of the clock. *set* causes the output to be 1; *reset* causes the output to be 0. If *set* or *reset* are synchronous, their action has effect at the synchronizing edge of the clock.

5.5 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS

Analysis describes what a given circuit will do under certain operating conditions. The behavior of a clocked sequential circuit is determined from the inputs, the outputs, and the state of its flip-flops. The outputs and the next state are both a function of the inputs and the present state. The analysis of a sequential circuit consists of obtaining a table or a diagram for the time sequence of inputs, outputs, and internal states. It is also possible to write Boolean expressions that describe the behavior of the sequential circuit. These expressions must include the necessary time sequence, either directly or indirectly.

A logic diagram is recognized as a clocked sequential circuit if it includes flip-flops with clock inputs. The flip-flops may be of any type, and the logic diagram may or may not include combinational logic gates. In this section, we introduce an algebraic representation for specifying the next-state condition in terms of the present state and inputs. A state table and state diagram are then presented to describe the behavior of the sequential circuit. Another algebraic representation is introduced for specifying the logic diagram of sequential circuits. Examples are used to illustrate the various procedures.

State Equations

The behavior of a clocked sequential circuit can be described algebraically by means of state equations. A *state equation* (also called a *transition equation*) specifies the next state as a function of the present state and inputs. Consider the sequential circuit shown in [Fig. 5.15](#). We will later show that it acts as a 0-detector by asserting its output when a 0 is detected in a stream of 1's. It consists of two *D* flip-flops *A* and *B*, an input *x* and an output *y*. Since the *D* input of a flip-flop determines the value of the next state (i.e., the state reached after the clock transition), it is possible to write a set of state equations directly from the logic diagram in [Fig. 5.151](#):

¹ Here the + symbol denotes the logical OR operator; the logical AND operator is not shown explicitly (e.g., Bx is the result of ANDing B with x).




FIGURE 5.15

Example of sequential circuit

Description

$$A(t+1) = A(t)x(t) + B(t)x(t) \quad B(t+1) = A'(t)x(t)$$

A state equation is an algebraic expression that specifies the condition for

a flip-flop state transition. The left side of the equation, with $(t+1)$, denotes the next state of the flip-flop one clock edge later. The right side of the equation is a Boolean expression that specifies the present state and input conditions that make the next state equal to 1. Since all the variables in the Boolean expressions are a function of the present state, we can omit the designation (t) after each variable for convenience and can express the state equations in the more compact form

$$A(t+1)=Ax+Bx \quad B(t+1)=A'x$$

The Boolean expressions for the state equations can be derived directly from the gates that form the combinational circuit part of the sequential circuit, since the D values of the combinational circuit determine the next state. Similarly, the present-state value of the output can be expressed algebraically as

$$y(t)=[A(t)+B(t)]x'(t)$$

By removing the symbol (t) for the present state, we obtain the output Boolean equation:

$$y=(A+B)x'$$

State Table

The time sequence of inputs, outputs, and flip-flop states can be enumerated in a *state table* (sometimes called a *transition table*). The state table for the circuit of [Fig. 5.15](#) is shown in [Table 5.2](#). The table consists of four sections labeled *present state*, *input*, *next state*, and *output*. The present-state section shows the states of flip-flops A and B at any given time t . The input section gives a value of x for each possible present state. The next-state section shows the states of the flip-flops one clock cycle later, at time $t+1$. The output section gives the value of y at time t for each present state and input condition.

Table 5.2 State Table for the Circuit of [Fig. 5.15](#)

Present State Input Next State Output

<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	1
0	1	1	1	1	0
1	0	0	0	0	1
1	0	1	1	0	0
1	1	0	0	0	1
1	1	1	1	0	0

The derivation of a state table requires listing all possible binary combinations of present states and inputs. In this case, we have eight binary combinations from 000 to 111. The next-state values are then determined from the logic diagram or from the state equations. The next state of flip-flop *A* must satisfy the state equation

$$A(t+1) = Ax + Bx$$

In words: the next state of *A* is formed by ORing (1) the result of ANDing the present state of *A* with the input (*Ax*), with (2) the result of ANDing the

present state of B with the input (Bx).

The next-state section in the state table under column A has three 1's where the present state of A and input x are both equal to 1 or the present state of B and input x are both equal to 1. Similarly, the next state of flip-flop B is derived from the state equation

$$B(t+1) = A'x$$

and is equal to 1 when the present state of A is 0 and input x is equal to 1. The output column is derived from the output equation

$$y = Ax' + Bx'$$

The state table of a sequential circuit with D -type flip-flops is obtained by the same procedure outlined in the previous example. In general, a sequential circuit with m flip-flops and n inputs needs 2^{m+n} rows in the state table. The binary numbers from 0 through $2^{m+n}-1$ are listed under the present state and input columns. The next-state section has m columns, one for each flip-flop. The binary values for the next state are derived directly from the state equations. The output section has as many columns as there are output variables. Its binary value is derived from the circuit or from the Boolean function in the same manner as in a truth table.

It is sometimes convenient to express the state table in a slightly different form having only three sections: present state, next state, and output. The input conditions are enumerated under the next-state and output sections. The state table of [Table 5.2](#) is repeated in [Table 5.3](#) in this second form. For each present state, there are two possible next states and outputs, depending on the value of the input. One form may be preferable to the other, depending on the application.

Table 5.3 *Second Form of the State Table*

	Next State	Output
Present State		

	x=0 x=1		x=0 x=1	
A	B	A B A B	y	y
0	0	0 0 0 1	0	0
0	1	0 0 1 1	1	0
1	0	0 0 1 0	1	0
1	1	0 0 1 0	1	0

State Diagram

The information available in a state table can be represented graphically in the form of a state diagram. In this type of diagram, a state is represented by a circle, and the (clock-triggered) transitions between states are indicated by directed lines connecting the circles. Each line originates at a present state and terminates at a next state, depending on the input applied when the circuit is in the present state. The state diagram of the sequential circuit of [Fig. 5.15](#) is shown in [Fig. 5.16](#). The state diagram provides the same information as the state table and is obtained directly from [Table 5.2](#) or [Table 5.3](#). The binary number inside each circle identifies the state of the flip-flops. The directed lines are labeled with two binary numbers separated by a slash. The input value during the present state is labeled first, and the number after the slash gives the output during the *present* state with the given input. (It is important to remember that the bit value listed for the output along the directed line occurs during the present state and with the indicated input, and has nothing to do with the transition to the next state.) For example, the directed line from state 00 to 01 is labeled 1/0, meaning that when the sequential circuit is in the present state 00 and the input is 1, the output is 0. After the next clock cycle, the circuit goes to the next state, 01, as determined by the directed edge from 00 to 01. If the

input changes to 0, then the output becomes 1, but if the input remains at 1, the output stays at 0. This information is obtained from the state diagram along the two directed lines emanating from the circle with state 01. A directed line connecting a circle with itself indicates that no change of state occurs.




FIGURE 5.16

State diagram of the circuit of [Fig. 5.15](#)

Description

The steps presented in this example are summarized below:

Circuit diagram → Equations → State table → State diagram

This sequence of steps begins with a structural representation of the circuit and proceeds to an abstract representation of its behavior. An HDL model can be in the form of a gate-level description or in the form of a behavioral description.

It is important to note that a gate-level approach requires that the designer understands how to select and connect gates and flip-flops to form a circuit having a particular behavior. That understanding comes with experience. On the other hand, an approach based on behavioral modeling does not require the designer to know how to invent a schematic—the designer needs only to know how to describe behavior using the constructs of the

HDL, because the circuit can be produced automatically by a synthesis tool. Therefore, one does not have to accumulate years of experience in order to become a productive designer of digital circuits; nor does one have to first acquire an extensive background in electrical engineering.

There is no difference between a state table and a state diagram, except in the manner of representation. The state table is easier to derive from a given logic diagram and the state equation. The state diagram follows directly from the state table. *The state diagram gives a pictorial view of state transitions and is the form more suitable for human interpretation of the circuit's operation.* For example, the state diagram of [Fig. 5.16](#) clearly shows that, starting from state 00, the output is 0 as long as the input stays at 1. The first 0 input after a string of 1's gives an output of 1 and transfers the circuit back to the initial state, 00. The machine represented by this state diagram acts to detect a zero in the bit stream of data. It corresponds to the behavior of the circuit in [Fig. 5.15](#). Other circuits that detect a zero in a stream of data may have a simpler circuit diagram and state diagram.

Flip-Flop Input Equations

The logic diagram of a sequential circuit consists of flip-flops and gates. The interconnections among the gates form a combinational circuit and may be specified algebraically with Boolean expressions. The knowledge of the type of flip-flops and a list of the Boolean expressions of the combinational circuit provide the information needed to draw the logic diagram of the sequential circuit. The part of the combinational circuit that generates external outputs is described algebraically by a set of Boolean functions called *output equations*. The part of the circuit that generates the inputs to flip-flops is described algebraically by a set of Boolean functions called *flip-flop input equations* (or, sometimes, *excitation equations*). We will adopt the convention of using the flip-flop input symbol to denote the input equation variable and a subscript to designate the name of the flip-flop output. For example, the following input equation specifies an OR gate with inputs x and y connected to the D input of a flip-flop whose output is labeled with the symbol Q :

$$DQ = x + y$$

The sequential circuit of [Fig. 5.15](#) consists of two D flip-flops A and B , an

input x , and an output y . The logic diagram of the circuit can be expressed algebraically with two flip-flop input equations and an output equation:

$$DA = Ax + Bx \quad DB = A'x \quad y = (A + B)x'$$

The three equations provide the necessary information for drawing the logic diagram of the sequential circuit. The symbol DA specifies the data input of a D flip-flop labeled A . DB specifies the data input of a second D flip-flop labeled B . The Boolean expressions associated with these two variables and the expression for output y specify the combinational circuit part of the sequential circuit.

The flip-flop input equations constitute a convenient algebraic form for specifying the logic diagram of a sequential circuit. They imply the type of flip-flop from the letter symbol, and they fully specify the combinational circuit that drives the flip-flops. Note that the expression for the input equation for a D flip-flop is identical to the expression for the corresponding state equation. This is because of the characteristic equation that equates the next state to the value of the D input: $Q(t+1) = DQ$.

Analysis with D Flip-Flops

We will summarize the procedure for analyzing a clocked sequential circuit with D flip-flops by means of a simple example. The circuit we want to analyze is described by the input equation

$$DA = A \oplus x \oplus y$$

The DA symbol implies a D flip-flop with output A . The x and y variables are the inputs to the circuit. No output equations are given, which implies that the output comes from the output of the flip-flop. The logic diagram is obtained from the input equation and is drawn in [Fig. 5.17\(a\)](#).




FIGURE 5.17

Sequential circuit with D flip-flop

Description

The state table has one column for the present state of flip-flop A , two columns for the two inputs, and one column for the next state of A . The binary numbers under Axy are listed from 000 through 111 as shown in [Fig. 5.17\(b\)](#). The next-state values are obtained from the state equation

$$A(t+1) = A \oplus x \oplus y$$

The expression specifies an odd function and is equal to 1 when only one variable is 1 or when all three variables are 1. This is indicated in the column for the next state of A .

The circuit has one flip-flop and two states. The state diagram consists of two circles, one for each state as shown in [Fig. 5.17\(c\)](#). The present state and the output can be either 0 or 1, as indicated by the number inside the circles. A slash on the directed lines is not needed, because there is no output from a combinational circuit. The two inputs can have four possible combinations for each state. Two input combinations during each state transition are separated by a comma to simplify the notation.

Practice Exercise 5.6

1. What determines the next state of a *D*-type flip-flop?

Answer: The next state of a *D*-type flip-flop is the value of *D* at the synchronizing edge of the clock.

Analysis with *JK* Flip-Flops

A state table consists of four sections: present state, inputs, next state, and outputs. The first two are obtained by listing all binary combinations. The output section is determined from the output equations. The next-state values are evaluated from the state equations. For a *D*-type flip-flop, the state equation is the same as the input equation. When a flip-flop other than the *D* type is used, such as *JK* or *T*, it is necessary to refer to the corresponding characteristic table or characteristic equation to obtain the next-state values. We will illustrate the procedure first by using the characteristic table and again by using the characteristic equation.

The next-state values of a sequential circuit that uses *JK*- or *T*-type flip-flops can be derived as follows:

1. Determine the flip-flop input equations in terms of the present state and input variables.
2. List the binary values of each input equation.
3. Use the corresponding flip-flop characteristic table to determine the next-state values in the state table.

As an example, consider the sequential circuit with two *JK* flip-flops *A* and *B* and one input *x*, as shown in [Fig. 5.18](#). The circuit has no outputs; therefore, the state table does not need an output column. (The outputs of the flip-flops may be considered as the outputs in this case.) The circuit can be specified by the flip-flop input equations




FIGURE 5.18

Sequential circuit with *JK* flip-flop

Description

$$JA=B \quad KA=Bx' \quad JB=x' \quad KB=A'x+Ax'=A \oplus x$$

The state table of the sequential circuit is shown in [Table 5.4](#). The present state and input columns list the eight binary combinations. The binary values listed under the columns labeled *flip-flop inputs* are not part of the state table, but they are needed for the purpose of evaluating the next state as specified in step 2 of the procedure. These binary values are obtained directly from the four input equations in a manner similar to that for

obtaining a truth table from a Boolean expression. The next state of each flip-flop is evaluated from the corresponding J and K inputs and the characteristic table of the JK flip-flop listed in [Table 5.1](#). There are four cases to consider. When $J=1$ and $K=0$, the next state is 1. When $J=0$ and $K=1$, the next state is 0. When $J=K=0$, there is no change of state and the next-state value is the same as that of the present state. When $J=K=1$, the next-state bit is the complement of the present-state bit. Examples of the last two cases occur in the table when the present state AB is 10 and input x is 0. JA and KA are both equal to 0 and the present state of A is 1. Therefore, the next state of A remains the same and is equal to 1. In the same row of the table, JB and KB are both equal to 1. Since the present state of B is 0, the next state of B is complemented and changes to 1.

Table 5.4 *State Table for Sequential Circuit with JK Flip-Flops*

Present State Input Next State Flip-Flop Inputs

A	B	x	A	B	JA	KA	JB	KB
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1

1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	0	0

The next-state values can also be obtained by evaluating the state equations from the characteristic equation. This is done by using the following procedure:

1. Determine the flip-flop input equations in terms of the present state and input variables.
2. Substitute the input equations into the flip-flop characteristic equation to obtain the state equations.
3. Use the corresponding state equations to determine the next-state values in the state table.

The input equations for the two *JK* flip-flops of [Fig. 5.18](#) were listed a couple of paragraphs ago. The characteristic equations for the flip-flops are obtained by substituting *A* or *B* for the name of the flip-flop, instead of *Q*:

$$A(t+1) = JA' + K'AB \quad B(t+1) = JB' + K'B$$

Substituting the values of *JA* and *KA* from the input equations, we obtain the state equation for *A*:

$$A(t+1) = BA' + (Bx')'A = A'B + AB' + Ax$$

The state equation provides the bit values for the column headed “Next State” for *A* in the state table. Similarly, the state equation for flip-flop *B* can be derived from the characteristic equation by substituting the values of *JB* and *KB* :

$$B(t+1) = x'B' + (A \oplus x)'B = B'x' + ABx + A'Bx'$$

The state equation provides the bit values for the column headed “Next State” for B in the state table. Note that the columns in [Table 5.4](#) headed “Flip-Flop Inputs” are not needed when state equations are used.

The state diagram of the sequential circuit is shown in [Fig. 5.19](#). Note that since the circuit has no outputs, the directed lines out of the circles are marked with one binary number only, to designate the value of input x .




FIGURE 5.19

State diagram of the circuit of [Fig. 5.18](#)

[Description](#)

Practice Exercise 5.7

1. What determines the next state of a JK -type flip-flop?

Answer: The next state of a JK -type flip-flop is determined by the value of inputs J and K at the synchronizing edge of the clock.

Analysis with T Flip-Flops

The analysis of a sequential circuit with T flip-flops follows the same procedure outlined for JK flip-flops. The next-state values in the state table can be obtained by using either the characteristic table listed in [Table 5.1](#) or the characteristic equation

$$Q(t+1) = T \oplus Q = T'Q + TQ'$$

Now consider the sequential circuit shown in [Fig. 5.20](#). It has two flip-flops A and B , one input x , and one output y and can be described algebraically by two input equations and an output equation:




FIGURE 5.20

Sequential circuit with T flip-flops (Binary Counter)

Description

$$TA = Bx \quad TB = x \quad y = AB$$

The state table for the circuit is listed in [Table 5.5](#). The values for y are obtained from the output equation. The values for the next state can be derived from the state equations by substituting TA and TB in the characteristic equations, yielding

Table 5.5 *State Table for Sequential Circuit with T Flip-Flops*

Present State Input Next State Output

<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>y</i>
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	1	0	0
1	0	0	1	0	0
1	0	1	1	1	0

1	1	0	1	1	1
1	1	1	0	0	1

$$A(t+1)=(Bx)'A+(Bx)A'=AB'+Ax'+A'Bx \quad B(t+1)=x\oplus B$$

The next-state values for A and B in the state table are obtained from the expressions of the two state equations.

The state diagram of the circuit is shown in [Fig. 5.20\(b\)](#). As long as input x is equal to 1, the circuit behaves as a binary counter with a sequence of states 00, 01, 10, 11, and back to 00. When $x=0$, the circuit remains in the same state. Output y is equal to 1 when the present state is 11. Here, the output depends on the present state only and is independent of the input. The two values inside each circle and separated by a slash are for the present state and output.

Mealy and Moore Models of Finite State Machines

The most general model of a sequential circuit has inputs, outputs, and internal states. It is customary to distinguish between two models of sequential circuits: the Mealy model and the Moore model. Both are shown in [Fig. 5.21](#). They differ only in the way the output is generated. In the Mealy model, the output is a function of both the present state and the input. In the Moore model, the output is a function of only the present state. A circuit may have both types of outputs. The two models of a sequential circuit are commonly referred to as a *finite state machine*, abbreviated FSM. The Mealy model of a sequential circuit is referred to as a Mealy FSM or Mealy machine. The Moore model is referred to as a Moore FSM or Moore machine.




FIGURE 5.21

Block diagrams of Mealy and Moore state machines

[Description](#)

Practice Exercise 5.8

1. What determines the next state of a *T*-type flip-flop?

Answer: If the *T* input is asserted, the next state is the complement of the present state (output) at the synchronizing edge of the clock. If *T* is not asserted, the state remains fixed.

The circuit presented previously in [Fig. 5.15](#) is an example of a Mealy machine. Output y is a function of both input x and the present state of A and B . The corresponding state diagram in [Fig. 5.16](#) shows both the input and output values, separated by a slash along the directed lines between the states.

An example of a Moore model is given in [Fig. 5.18](#). Here, the output is a function of the present state only. The corresponding state diagram in [Fig. 5.19](#) has only inputs marked along the directed lines. The outputs are the flip-flop states marked inside the circles. Another example of a Moore model is the sequential circuit of [Fig. 5.20](#). The output depends only on flip-flop values, and that makes it a function of the present state only. The input value in the state diagram is labeled along the directed line, whereas the output value is indicated inside the circle together with the present state.

In a Moore model, the outputs of the sequential circuit are synchronized with the clock, because they depend only on flip-flop outputs, which are synchronized with the clock. In a Mealy model, the outputs may change if the inputs change during the clock cycle. Moreover, the outputs may have momentary false values because of the delay encountered from the time that the inputs change and the time that the flip-flop outputs change to their final values. In order to synchronize a Mealy-type circuit, the inputs of the sequential circuit must be synchronized with the clock and the outputs must be sampled immediately before the clock edge. The inputs are changed at the inactive edge of the clock to ensure that the inputs to the flip-flops stabilize before the active edge of the clock occurs. Thus, **the output of the Mealy machine is the value that is present immediately before the active edge of the clock.**

Practice Exercise 5.9

1. What is the difference between a Mealy and Moore state machine?

Answer: The output of a Moore state machine depends on only the state of the machine; the output of a Mealy machine depends on the present state and the inputs to the machine.

Practice Exercise 5.10

1. What does an edge of a state machine chart represent?

Answer: The edge of a state machine chart represents a transition of the machine between two states.

Practice Exercise 5.11

1. In a synchronous finite state machine, when does a transition between states occur?

Answer: A transition between the states of a finite state machine occurs at the active edge of the synchronizing signal (clock).

Practice Exercise 5.12

1. What kinds of reset may a finite state machine have?

Answer: A finite state machine may have synchronous or asynchronous reset.

Practice Exercise 5.13

1. Cite a reason why it is an important practice to implement a reset signal in a finite state machine?

Answer: Without a reset signal a finite state machine cannot be driven into a known initial state.

Practice Exercise 5.14

1. What type of finite state machine may have an output that depends on one or more inputs?

Answer: The outputs of a Mealy state machine may depend on the inputs to the machine.

5.6 SYNTHESIZABLE HDL MODELS OF SEQUENTIAL CIRCUITS

Behavioral models are abstract representations of the functionality of digital hardware. That is, they describe how a circuit behaves, but don't specify the internal details of the circuit. Historically, the abstraction of a circuit has been described by truth tables, state tables, and state diagrams. An HDL describes the functionality differently, by language constructs that describe the operations of registers in a machine. It is important for you to know how to write and use synthesizable behavioral models, because they can be simulated to produce waveforms demonstrating the behavior of the machine, and because synthesis tools can create physical circuits from properly-written behavioral models.

Behavioral Modeling with Verilog

There are two kinds of abstract behaviors in the Verilog HDL. Behavior declared by the keyword **initial** is called *single-pass behavior* and specifies a single statement or a block statement (i.e., a list of statements enclosed by either a **begin . . . end** or a **fork . . . join** keyword pair). A single-pass behavior expires after the associated statement executes. In practice, designers use single-pass behavior primarily to prescribe stimulus signals in a testbench—never to model the behavior of a circuit—because synthesis tools do not synthesize hardware from descriptions that use the **initial** statement. The **always** keyword declares a *cyclic behavior*. Both types of behaviors begin executing when the simulator launches at time $t=0$. The **initial** behavior expires after its statement executes; the **always** behavior executes and re-executes indefinitely, until the simulation is stopped. A module may contain an arbitrary number of **initial** or **always** behavioral statements. They execute concurrently with respect to each other, starting at time 0, and may interact through common variables.

Here's a word description of how an **always** statement works for a simple

behavioral model of a *D* flip-flop with synchronous reset: Whenever the rising edge of the clock occurs, if the reset input is asserted, the output *Q* gets 0; otherwise the output *Q* gets the value of the input *D*. The execution of statements triggered by the clock is repeated until the simulation ends. We'll see shortly how to write this description in Verilog.

An **initial** behavioral statement executes only once. It begins its execution at the start of simulation and expires after all of its statements have completed execution. As mentioned at the end of [Section 4.12](#), the **initial** statement is useful for generating input signals to stimulate a design. In simulating a sequential circuit, it is necessary to generate a clock source for triggering the flip-flops and other synchronous devices. The following are two possible ways to provide a free-running clock that operates for a specified number of cycles:

initial	initial
 begin	 begin
 clock = 1'b0;	 clock = 1'b0;
 repeat (30)	 end
 #10 clock = ~clock;	
 end	 initial #300 \$finish;
	 always #10 clock = ~clock;

In the first version, the **initial** block contains two statements enclosed within the **begin** and **end** keywords. The first statement sets *clock* to 0 at time=0. The second statement specifies a loop that re-executes 30 times to wait 10 time units and then complement the value of *clock*. This produces 15 clock cycles, each with a cycle time of 20 time units. In the second

version, the first **initial** behavior has a single statement that sets *clock* to 0 at time=0, and it then expires (causes no further simulation activity). The second single-pass behavior declares a stopwatch to terminate the simulation. The system task **\$finish** causes the simulation to terminate unconditionally after 300 time units have elapsed. Because this behavior has only one statement associated with it, there is no need to write the **begin . . . end** keyword pair. After 10 time units, the **always** statement repeatedly pauses for 10 time units, then it complements *clock*, providing a clock generator having a cycle time of 20 time units. The three behavioral statements in the second example can be written in any order.

Practice Exercise 5.15—Verilog

1. When does an **initial** block statement expire?

Answer: An **initial** block statement expires when the last statement executes.

Practice Exercise 5.16—Verilog

1. What is the primary use of an **initial** statement?

Answer: The primary use of an **initial** statement is in describing behavioral statements in a testbench.

Practice Exercise 5.17—Verilog

1. Under what conditions is an initial statement synthesizable?

Answer: There are no conditions under which an initial statement is synthesizable.

Here is another way to describe a free-running clock:

```
initial begin clock = 0; forever #10 clock = ~clock; end
```

This version, with two statements in one block statement, initializes the

clock and then executes an indefinite loop (**forever**) in which the clock is complemented after a delay of 10 time steps. Note that in this example the single-pass behavior never finishes executing and so does not expire. Another behavior would have to terminate the simulation.

The activity associated with either type of behavioral statement can be controlled by a delay operator that waits for a certain time or by an event control operator that waits for certain conditions to become true or for specified events (changes in signals) to occur. Time delays specified with the *# delay control operator* are commonly used in single-pass behaviors. The delay control operator suspends execution of statements until a specified time has elapsed. We've already seen examples of its use to specify signals in a testbench. Another operator, *@*, is called the *event control operator* and is used to *suspend* activity until an event occurs. An event can be an unconditional change in a signal value, for example, *@ (A)* or a specified transition of a signal value (*@ (posedge clock)*). The general form of this type of statement is

```
always @ (event control expression) begin  
    // Procedural assignment statements that execute when the co  
end
```

The event control expression specifies the condition that must occur to launch execution of the procedural assignment statements. The variables to which value is assigned, that is, the left-hand side of the procedural statements, must be declared as having **reg** data type. The right-hand side can be any expression that produces a value using Verilog-defined operators.

The event control expression (also called the sensitivity list) specifies the events that must occur to launch execution of the procedural statements associated with the **always** block. Statements within the block execute sequentially from top to bottom. After the last statement executes, the behavior waits for the event control expression to be satisfied. Then the statements are executed again. The sensitivity list can specify level-sensitive events, edge-sensitive events, or a combination of the two. In practice, designers do not make use of the third option, because this third form is not one that synthesis tools are able to translate into physical hardware. Level-sensitive events occur in combinational circuits and in latches. For example, the statement

```
always @ (A or B or C)
```

will initiate execution of the procedural statements in the associated **always** block if a change occurs in *A*, *B*, or *C*. In synchronous sequential circuits, changes in flip-flops occur only in response to a transition of a clock pulse. The transition may be either a positive edge or a negative edge of the clock, but not both. Verilog HDL takes care of these conditions by providing two keywords: **posedge** and **negedge**. For example, the expression

```
always @(posedge clock or negedge reset)           // Verilog 1995
```

will initiate execution of the associated procedural statements only if the clock goes through a positive transition or if *reset* goes through a negative transition. The 2001 and 2005 revisions to the Verilog language allow a comma-separated list for the event control expression (or sensitivity list):

```
always @(posedge clock, negedge reset) // Verilog 2001, 2005
```

A procedural assignment is an assignment of a logic value to a variable within an **initial** or **always** statement. This is in contrast to a continuous assignment discussed in [Section 4.12](#) with dataflow modeling. A continuous assignment has an *implicit* level-sensitive sensitivity list consisting of all of the variables on the right-hand side of its assignment statement. The updating of a continuous assignment is triggered whenever an event occurs in a variable included on the right-hand side of its expression. In contrast, a procedural assignment is made only when an assignment statement is executed and assigns value to it within a behavioral statement. For example, the clock signal in the preceding example was complemented only when the statement `clock=~clock` executed; the statement did not execute until 10 time units after the simulation began. It is important to remember that a variable having type **reg** remains unchanged until a procedural assignment is made to give it a new value.

There are two kinds of procedural assignments: *blocking* and *nonblocking*. The two are distinguished by the symbols that they use. Blocking assignments use the symbol (=) as the assignment operator, and nonblocking assignments use (<=) as the operator. Blocking assignment statements are executed sequentially in the order they are listed in a block of statements. Nonblocking assignments are executed concurrently by evaluating the set of expressions on the right-hand side of the list of

statements; they do not make assignments to their left-hand sides until all of the expressions are evaluated. The two types of assignments may be better understood by means of an illustration. Consider these two procedural blocking assignments:

```
B = A;  
C = B + 1;
```

The first statement transfers the value of *A* into *B*. The second statement increments the value of *B* and transfers the new value to *C*. At the completion of the assignments, *C* contains the value of *A*+1.

Now consider the two statements as nonblocking assignments:

```
B <= A;  
C <= B + 1;
```

When the statements are executed, the expressions on the right-hand side are evaluated and stored in a temporary location. The value of *A* is kept in one storage location and the value of *B*+1 in another. After all the expressions in the block are evaluated and stored, the assignment to the targets on the left-hand side is made using the stored values. In this case, *C* will contain the original value of *B*, plus 1. A general rule is to **use blocking assignments when sequential ordering is imperative and in a cyclic behavior that is level sensitive** (i.e., in combinational logic). **Use nonblocking assignments when modeling concurrent execution** (e.g., edge-sensitive behavior such as synchronous, concurrent register transfers) **and when modeling latched behavior**. Nonblocking assignments are imperative in dealing with register transfer level design, as shown in [Chapter 8](#). They model the concurrent operations of physical hardware synchronized by a common clock. Today's designers are expected to know what features of an HDL are useful in a practical way and how to avoid features that are not. Following these rules for using the assignment operators will prevent conditions that lead synthesis tools astray and create mismatches between the behavior of a model and the behavior of physical hardware that is produced from the model by a synthesis tool.

Practice Exercise 5.18—Verilog

1. What is the role of the @ operator and a sensitivity list in an **always**

statement?

Answer: The @ operator suspends execution of the **always** statement until an event defined by the sensitivity list occurs.

Practice Exercise 5.19—Verilog

1. When does an **always** procedural statement terminate?

Answer: An **always** procedural statement executes repeatedly, without termination.

Behavioral Modeling with VHDL

A **process** is the basic VHDL construct for describing behavioral models of hardware. In [Section 4.13](#) we saw that the keywords **process . . . end process** establish the scope of a process. The keywords enclose signal and variable assignment statements, and other constructs controlling the flow of execution. Within a process, procedural assignments are used to evaluate expressions and assign value to signals and variables. The statements are like those used to control the flow of execution in other languages. Loops, conditionals, and other constructs provide the flexibility needed to describe arithmetic and logic operations and algorithms. A key feature of a process is that it automatically associates memory with the variables and signals that are assigned value by the process. When simulation begins, a process executes once immediately, then pauses at the process statement, where the sensitivity list is monitored. Thus, a process is either suspended or active (running) subject to conditions imposed by the sensitivity list. The sensitivity list controls when and whether the statements in the process execute again, for the life of the simulation. Signal assignments made within a process execute concurrently, and all processes that are sensitive to the same clock execute concurrently.

Practice Exercise 5.20—VHDL

1. What are the three VHDL constructs that execute concurrently?

Answer: Components, concurrent signal assignment statements, and processes.

HDL Models of Latches and Flip-Flops

The examples in this section present HDL descriptions of various flip-flops and a *D* latch. The *D* latch (see [Section 5.3](#)) is said to be *transparent* because it responds to a change in data input with a change in the output as long as the enable input is asserted—viewing the output is the same as viewing the input. The behavior of a flip-flop is synchronized to a clock signal.

HDL Example 5.1 (*D* Latch)

Verilog

The *D* latch has two inputs, *D* and *enable*, and one output, *Q*. Since *Q* is assigned value by a procedural statement, its type must be declared to be **reg**. Hardware latches respond to input signal *levels*, so the two inputs are listed without edge qualifiers in the sensitivity list following the @ symbol in the **always** statement. In this model, there is only one nonblocking procedural assignment statement, and it specifies the transfer of input *D* to output *Q* if *enable* is true (logic 1).² Note that this statement is executed every time there is a change in *D* if *enable* is 1. The nonblocking assignment operator is used in modeling flip-flops and other synchronous devices so that all such devices are operating concurrently, and with no dependence on the order in which the flip-flops appear in the code.

² The statement (single or block) associated with **if** (Boolean expression) executes if the Boolean expression is true.

```
// Description of D latch (see Fig. 5.6)
module D_latch (Q, D, enable);
    output Q;
    input D, enable;
```

```

reg    Q;
always @ (enable, D)
    if (enable) Q <= D;    // Same as: if (enable == 1)
endmodule

// Alternative syntax (Verilog 2001, 2005)
module D_latch (output reg Q, input enable, D);
    always @ (enable, D)
        if (enable) Q <= D;    // No action if enable not asserted
endmodule

```

VHDL

The functionality of a *D* latch is described by a level-sensitive VHDL **process**. Whenever *enable* or *D* have an event, the process executes and checks whether *enable* is asserted. If so, the output of the latch is assigned the value of the input to the latch. Thus, the output tracks the input. If *enable* is not asserted, no assignment is made (i.e., *Q* is left unchanged), and the process returns to the sensitivity list, where it waits for the next event of *enable* or *D*. If the process is launched by a de-assertion of *enable*, *Q* will retain its current value until *enable* is asserted again. Remember, the variables and signals in a process have memory, and change only when explicitly assigned a value by a procedural statement.

```

-- Description of D latch (see Fig. 5.6)
entity D_latch_vhdl is
    port (Q: out Std_Logic; D, enable: in Std_Logic);
end D_latch_vhdl;

architecture Behavioral of D_latch_vhdl is
    process (enable, D) begin
        if enable = '1' then Q <= D; end if;
    end process;
end Behavioral;

```

Practice Exercise 5.21—VHDL

1. Explain what happens if the process in the architecture of `D_latch_vhdl` is activated by a de-assertion of *enable*.

Answer: If the process is activated by a de-assertion of *enable*, the value of *Q* is left unchanged. The output is effectively “latched.”

HDL Example 5.2 (*D*-Type Flip-Flop)

A *D*-type flip-flop is the simplest example of a sequential machine. This HDL example describes two positive-edge *D* flip-flops. The first responds only to the clock; the second includes an asynchronous reset input.

Verilog

Output *Q* in *D_FF* is assigned value by a procedural statement, so it must be declared as a **reg** data type in addition to being listed as an output. The keyword **posedge** ensures that the transfer of input *D* into *Q* is synchronized by the positive-edge transition of *Clk*. A change in *D* at any other time does not change *Q*.

```
// D flip-flop without reset
module D_FF (Q, D, Clk);
    output Q;
    input  D, Clk;
    reg    Q;
    always @ (posedge Clk)
        Q <= D;
endmodule
```

```
// D flip-flop with active-low, asynchronous reset (V2001, V2002)
module DFF (output reg Q, input D, Clk, rst);
    always @ (posedge Clk, negedge rst)
        if (!rst) Q <= 1'b0; // Same as: if (rst == 0)
        else Q <= D;
endmodule
```

The sensitivity list of the second flip-flop model includes an asynchronous reset input in addition to the synchronous clock. A specific form of an **if** statement is used to describe such a flip-flop so that the model can be synthesized by a software tool. In general, the sensitivity list after the **@** symbol following the **always** statement may include edge events of any number of signals, either **posedge** or **negedge**, but for modeling hardware, one of the events must be a clock event, that is, the event of a synchronizing signal. The remaining events specify conditions under which asynchronous logic is to be executed. The designer knows which

signal is the clock, but *clock* is not an identifier that software tools automatically recognize as the synchronizing signal of a circuit. The tool must be able to infer which signal is the clock, so *the description must be written in a way that enables the tool to infer the clock correctly*. The rules are simple to follow: (1) Each **if** or **else if** statement in the procedural assignment statements is to correspond to an asynchronous event, (2) the **else** clause of the last such statement corresponds to the clock event, and (3) the asynchronous events are decoded and tested first. There are two edge events in the second module of [HDL Example 5.2](#). The **negedge** *rst* (reset) event is asynchronous, since it matches the **if** (*!rst*) statement. Moreover, the decoding of the **if** statement implies that *rst* has priority—enabling it to override the action of the clock. As long as *rst* is 0, *Q* is cleared to 0. If *Clk* has a positive transition, its effect is blocked. Only if *rst*=1 can the **posedge** clock event synchronously transfer *D* into *Q*.

Practice Exercise 5.22—Verilog

1. In the procedural statement below, when does the reset action occur?

```
always @(negedge clock) begin
if (!reset) D <= 0; else Q <= D;
end
```

Answer: The reset action occurs if *reset* is 0 at the negative edge of *clock*.

VHDL

Two VHDL models of flip-flops are presented below. The sensitivity list of the process in the first model is sensitive to only *Clk*. If *Clk* changes, the process launches and immediately checks whether the triggering event of *Clk* was a positive edge. The term *Clk*'event denotes a VHDL predefined attribute associated with *Clk*. It is Boolean True if *Clk* has an event in the current simulation cycle. Given an event of *Clk*, it is necessary to determine whether the event corresponds to a rising edge transition. If so, *Q* is assigned the value of *D*. If not, *Q* is not changed. This corresponds to the behavior of a *D* flip-flop without reset. It merely passes data to the output on every active edge of the clock. In the second model, the

sensitivity list monitors *Clk* and *rst*. When an event is detected, the process checks first whether an assertion of *rst* triggered the launch. If so, *Q* is reset to 0; if not, *Clk* is checked to determine whether the clock has had a positive edge. If so, *Q* is assigned the value of *D*. No action is taken on the inactive edges of the clock, leaving *Q* at whatever value it had immediately before the edge of the clock.

```
-- D flip-flop without reset
entity D_FF_vhdl is
  port (Q: out Std_Logic; D, Clk: in Std_Logic);
end

architecture Behavioral of D_FF_vhdl is
  process (Clk) begin
    if Clk_b and Clk = '1' then Q <= D;
  end Behavioral;

-- D flip-flop with active-low, asynchronous reset
entity DFF_vhdl is
  port (Q: out Std_Logic; D, Clk, rst_b: in Std_Logic);
end

architecture Behavioral of DFF_vhdl is
  process (Clk, rst_b) begin
    if rst_b'event and rst_b = '0' then Q <= '0';
    else if Clk'event and Clk = '1' then Q <= D; end if;
    end if;
  end process;
end Behavioral;
```

A process may contain any number of signals in its sensitivity list. For modeling hardware, one of them must be a synchronizing signal. The remaining events specify conditions under which asynchronous logic is to be executed. The designer knows which signal is the clock, but *clock* is not an identifier that software synthesis tools automatically recognize as the synchronizing signal of a circuit. The tool must be able to infer which signal is the clock, so the *description must be written in a way that enables the tool to infer the synchronizing signal correctly*.

The process in *Behavioral* of *DFF_vhdl* gives priority to *rst_b* by first checking whether it was launched by a falling edge of *rst_b*. If so, the output is reset to 0 and remains at 0 as long as *rst_b* is zero. Otherwise, the process checks whether a rising edge of *Clk* has occurred. If so, the output *Q* gets the value of *D*. For a synchronous behavior, one of the signals in the sensitivity list must be the synchronizing signal, independently of its

name.³ The reset action is asynchronous because a transition of *rst_b* can launch the process independently of *Clk*. It is important to note that the reset event is decoded by the first **if** statement following the sensitivity list, thereby giving priority to *rst*. This enables a synthesis tool to infer that the remaining signal, *Clk* is the synchronizing signal of the flip-flop. The rules are straightforward: (1) The asynchronous events are tested first. (2) Each **if** or **else if** statement in the signal assignment statements is to correspond to an asynchronous event. (3) The **else** clause of the last such statement corresponds to the clock (synchronizing) event. In the second model for *D_FF_vhdl* in [HDL Example 5.3](#) there are two signals in the process sensitivity list. The *rst_event* is asynchronous because it matches the *if rst = '0'* statement, and is not conditioned on *Clk*. If *Clk* has a positive transition, its effect is blocked if *rst* is 0. Only if *rst* is 1 can a positive edge of *Clk* transfer *D* to *Q*.

³ **Clk, clock and other similarly named signals are not automatically inferred to be a synchronizing signal. Also, the order in which signals appear in a sensitivity list does not determine which signal is the synchronizing signal.**

Practice Exercise 5.23—VHDL

1. In the process below, when does the reset action occur?

```
process (Clk, rst) begin
  if rst'event and rst = '1' then Q <= '0';
    else if Clk'event and Clk = '0' then Q <= D; end if;
  end if;
end process;
```

Answer: The reset action occurs at the rising edge of *rst*.

Reset Signals

Digital hardware always has a reset signal. It is strongly recommended that all models of sequential circuits include a reset (or preset) signal; otherwise, the initial state of the flip-flops of the sequential circuit cannot be determined. A sequential circuit cannot be tested with HDL simulation unless an initial state can be assigned with by an external input signal.

There is no market for untested circuits.

Alternative Models of Flip-Flops

D-type flip-flops can be used to construct a T or JK flip-flop. Their circuits are described with the characteristic equations of their flip-flops:

$Q(t+1) = Q \text{ xor } T$ for a JK flip-flop
 $Q(t+1) = JQ' + K'Q$ for a T flip-flop

The HDL model of either type of flip-flop must form the data input of the D-type flip-flop according to the right-hand side of the above equations.

HDL Example 5.3 (Alternative T, JK flip-flops)

Verilog

```
// T flip-flop from D flip-flop and gates
module TFF (output Q, input T, Clk, rst);
  wire      DT;
  assign DT = Q ^ T;
  // Instantiate the D flip-flop
  DFF TF1 (Q, DT, Clk, rst);    // Active-low, asynchronous res
endmodule

// JK flip-flop from D flip-flop and gates
module JKFF (output reg Q, input J, K, Clk, rst);
  wire JK;
  assign JK = (J & ~Q) | (~K & Q);
  // Instantiate D flip-flop
  DFF (output reg Q, input D, Clk, rst);
endmodule
```

VHDL

```
entity TFF_vhdl is
  port ( Q: out Std_Logic; T, Clk, rst: in Std_Logic);
```

```

end TFF_vhdl;

architecture Behavioral of TFF_vhdl is
  component DFF_vhdl port (Q: out Std_logic; D, clk, rst: in Std_
    signal DT: Std_Logic; ;
  begin
    DT <= Q xor T;
    M0: DFF_vhdl port map (Q => Q, D => DT, Clk => Clk, rst=> rst)
  end Behavioral;
  -- JK flip-flop D flip-flop and gates
entity JKFF is
  port (Q: out Std_Logic; J, K, Clk, rst: in Std_Logic);
end JKFF;

architecture Behavioral of JKFF is
  signal JK <= (J and not(Q)) or (not(k) and Q);
  component DFF port (q: out Std_Logic, D: in Std_Logic, Clk, rs
  end component;
  begin
    // Instantiate D flip-flop
    M0: DFF port map (Q => Q, D => JK, Clk => Clk, rst => rst);
  end Behavioral;

```

Another way to describe a *JK* flip-flop uses the characteristic *table* rather than the characteristic *equation*. A **case** statement checks the two-bit number obtained by concatenating the bits of *J* and *K*. The **case** expression is evaluated and compared with the list of statements that follows. The statement at the first value that matches the true condition is executed. Since the concatenation of *J* and *K* produces a two-bit number, it can be equal to 00, 01, 10, or 11. The first bit gives the value of *J* and the second the value of *K*. The four possible conditions specify the value of the next state of *Q* after the application of a positive-edge clock.

HDL Example 5.4 (*JK* Flip-Flop)

Verilog

```

// Functional description of JK flip-flop using a case statemen
module JK_FF (input J, K, Clk, output reg Q, output Q_b);
  assign Q_b = ~Q;
  always @ (posedge Clk)
    case ({J,K})
      2'b00: Q <= Q;
      2'b01: Q <= 1'b0;

```

```

    2'b10: Q <= 1'b1;
    2'b11: Q <= !Q;
  encase;
endmodule;

```

VHDL

```

entity JK_FF_vhdl is
  port (Q, Q_b: out Std_Logic; J, K, Clk, rst: in Std_Logic);
end JK_FF_vhdl;

architecture Behavioral_Case_vhdl of JK_FF_vhdl is
  Q_b <= not Q;
  process (Clk) begin
    if (Clk'event and Clk = '1') then
      case (J & K) is
        when '00' => Q <= Q;
        when '01' => Q <= '0';
        when '10' => Q <= '1';
        when '11' => Q <= not Q;
      end case;
    end if;
  end process;
end Behavioral_Case;

```

State Diagram-Based HDL Models

An HDL model of the functionality of a sequential circuit can be based on the format of the circuit's state diagram. A Mealy HDL model is presented in [HDL Example 5.5](#) for the zero-detector machine described by the sequential circuit in [Fig. 5.15](#) and its state diagram shown in [Fig. 5.16](#). The input, output, clock, and reset are declared in the usual manner. The state of the flip-flops is declared with identifiers *state* and *next_state*. These signals hold the values of the present state and the next value of the state of the sequential circuit. The state's binary assignment is done with a **parameter** statement. (Verilog allows constants to be defined in a module by the keyword **parameter** followed by an identifier and an assignment of value.) The four states S0 through S3 are assigned binary 00 through 11. The notation S2=2'b10 is preferable to the alternative S2=2. The former uses only two bits to store the value, whereas the latter results in a binary number with 32 (or 64) bits because an unsized number is interpreted and sized as an integer.

HDL Example 5.5 (Mealy Machine: Zero Detector)

Verilog

```
// Mealy FSM zero detector (see Fig. 5.15 and Fig. 5.16) Veril
// Asynchronous reset
module Mealy_Zero_Detector (output reg y_out, input x_in, cloc
  reg [1: 0] state, next_state;
  parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
  always @ (posedge clock, negedge reset) Verilog 2001, 2005 sy
    if (!reset) state <= S0;
    else state <= next_state;
  always @ (state, x_in) // Form the next state
    case (state)
      S0: if (x_in)      next_state = S1;          else next_state
      S1: if (x_in)      next_state = S3;          else next_state
      S2:      if (!x_in) next_state = S0;          else ne
      S3: if (x_in)      next_state = S2;          else next_state
    endcase
  always @ (state, x_in) // Form the Mealy output
    case (state)
      S0: y_out = 0;
      S1, S2, S3: y_out = !x_in;
    endcase
endmodule

module t_Mealy_Zero_Detector;
  wire t_y_out;
  reg t_x_in, t_clock, t_reset;
  Mealy_Zero_Detector M0 (t_y_out, t_x_in, t_clock, t_reset);
  initial #200 $finish;
  initial begin t_clock = 0; forever #5 t_clock = ~t_clock; end
  initial fork
    t_reset = 0;
    #2 t_reset = 1;
    #87 t_reset = 0;
    #89 t_reset = 1;
    #10 t_x_in = 1;
    #30 t_x_in = 0;
    #40 t_x_in = 1;
    #50 t_x_in = 0;
    #52 t_x_in = 1;
    #54 t_x_in = 0;
    #80 t_x_in = 1;
```



```

#100 t_x_in = 0;
#120 t_x_in = 1;
join
endmodule

```

The Mealy_FSM_zero_detector machine detects a 0 following a sequence of 1's in a serial bit stream. Its Verilog model uses three **always** blocks that execute concurrently and interact through common signals. The first **always** statement resets the circuit to the initial state $S_0=00$ and specifies the synchronous clocked operation. The statement `state <= next_state` is synchronized to a positive-edge transition of the clock. This means that any change in the value of *next_state* in the second **always** block can affect the value of *state* only as a result of a **posedge** event of *clock*.

The second **always** block determines the value of the next state transition as a function of the present state and input. The value assigned to *state* by the nonblocking assignment is the value of *next_state* immediately before the rising edge of *clock*. Notice how the multiway branch condition implements the state transitions specified by the annotated edges in the state diagram of [Fig. 5.16](#). The third **always** block specifies the output as a function of the present state and the input. Although this block is listed as a separate behavior for clarity, it could be combined with the second block. Note that the value of output *y_out* may change if the value of input *x_in* changes while the circuit is in any given state.

So let's summarize how the model describes the behavior of the machine: At every rising edge of *clock*, if *reset* is not asserted, the state of the machine is updated by the first **always** block; when *state* is updated by the first **always** block, the change in *state* is detected by the sensitivity list mechanism of the second **always** block; then the second **always** block updates the value of *next_state* (it will be used by the first **always** block at the *next* tick of the clock); the third **always** block also detects the change in *state* and updates the value of the output. In addition, the second and third **always** blocks detect changes in *x_in* and update *next_state* and *y_out* accordingly. The testbench provided with *Mealy_Zero_Detector* provides some waveforms to stimulate the model, producing the results shown in [Fig. 5.22](#). Notice how *t_y_out* responds to changes in both the state and the input, and has a glitch (a transient logic value). We display both *state*[1:0] and *next_state*[1:0] to illustrate how changes in *t_x_in* influence the value of *next_state* and *t_y_out*. The Mealy glitch in *t_y_out* is due to the (intentional) dynamic behavior of *t_x_in*. The input, *t_x_in*, settles to a

value of 0 at $t=54$, immediately before the rising edge at $t=55$, and, at the clock, the state makes a transition from S0 to S1, which is consistent with [Fig. 5.16](#). The output is 1 in state S1 immediately before the clock, and changes to 0 as the state enters S0.




FIGURE 5.22

Simulation output of *Mealy_Zero_Detector*

[Description](#)

The description of waveforms in the testbench uses the **fork . . . join** construct. Statements within the **fork . . . join** block *execute in parallel*, so the time delays are relative to a common reference of $t=0$, the time at which the block begins execution.⁴ It is usually more convenient to use the **fork . . . join** block instead of the **begin . . . end** block in describing waveforms. Notice that the waveform of *reset* is triggered “on the fly” to demonstrate that the machine recovers from an unexpected (asynchronous)

reset condition during any state.

⁴ A **fork . . . join** block completes execution when the last executing statement within it completes its execution. The **fork . . . join** construct is used in testbenches, but it is not synthesizable.

How does our Verilog model *Mealy_Zero_Detector* correspond to hardware? The first **always** block corresponds to a *D* flip-flop implementation of the state register in [Fig. 5.21](#); the second **always** block is the combinational logic describing the next state; the third **always** block describes the output combinational logic of the zero-detecting Mealy machine. The register operation of the state transition uses the nonblocking assignment operator (`<=`) because the (edge-sensitive) flip-flops of a sequential machine are updated concurrently by a common clock. The second and third **always** blocks describe combinational logic, which is level sensitive, so they use the blocking (`=`) assignment operator. Their sensitivity lists include both the state and the input because their logic must respond to a change in either or both of them.

Note: The modeling style illustrated by *Mealy_Zero_Detector* is commonly used by designers because it has a close relationship to the state diagram of the machine that is being described. Notice that the reset signal is associated with the **always** block that synchronizes the state transitions—not with the combinational logic describing the next-state logic. In this example, it is modeled as an active-low reset. Because the reset condition is included in the description of the state transitions, there is no need to include it in the combinational logic that specifies the next state and the output, and the resulting description is less verbose, simpler, and more readable.

VHDL

The architecture in the VHDL model of a Mealy zero detector FSM has three processes. The first process controls the synchronous updating of the state of the machine, as *state* gets *next_state*, subject to asynchronous reset. The process resets the machine to state *S0* and synchronizes state transitions to the positive edge of the clock. This means that any change in the value of *next_state* in the second process can affect the value of *state* only at the rising edge of *clock*. The second process is level sensitive to

changes in *state* and *x_in* (the inputs). When either changes, *next_state* is specified, depending on the present state and the inputs. The value assigned to *state* by the signal assignment statement is the value of *next_state* immediately before the rising edge of *clock*. The second process implements the *next_state* logic according to the edges of the state diagram of the machine. The multiway branch condition implements the state transitions specified by the annotated edges of the state diagram in [Fig. 5.16](#). The third process is also sensitive, in general, to the state and the inputs, and specifies the (Mealy or Moore) outputs of the machine. Although this process is written as a separate process for clarity, it could be combined with the second process. Note that the state diagram in [Fig. 5.15](#) does not show the reset action explicitly. To include it would require an edge from every state to the reset state, cluttering up the diagram. Likewise, the process specifying the next state action of the machine does not include the reset signal. Instead, it is considered in the first process, which governs the synchronous behavior of the state transitions subject to asynchronous reset.

A testbench is also provided. The signal assignments within it create the waveforms for the inputs and the reset signal. They act concurrently, so the statements have no interaction. The processes of the state machine are interactive. A change in the state activates the process that specifies the output, and activates the process that specifies the next state. The first process synchronizes state changes to occur with the rising edge of the clock, subject to the reset signal. A thorough test program would demonstrate that the model implements the state diagram by reaching every state and by exercising every transition from every state. The machine should not get trapped in a state, and it should recover gracefully from an unexpected asynchronous reset condition while operating.

It is strongly recommended that you follow this style of describing a finite state machine, that is, writing three processes as shown above. By decomposing the architecture into three separate, but interacting, processes we create a clear, readable representation of the dynamics of the machine, and reduce the difficulty of troubleshooting a model when it fails to conform to specifications for its behavior. The discipline of following this style of designing a state machine reduces the risk and cost of the design effort.

```
library ieee;  
use ieee.std_logic_1164.all;
```

```

entity Mealy_Zero_Detector_vhdl is
  port (y_out: out std_logic; x_in, clock, reset: in std_logic);
end Mealy_Zero_Detector_vhdl;

```

```

architecture Behavioral of Mealy_Zero_Detector_vhdl is
  type state_type (S0, S1, S2, S3); -- machine states
  signal state, next_state : state_type;

```

```

process (clock, reset) begin -- Synchronous state transitions
  if (reset'event and reset = '0' then state <= S0;
    else if clock'event and clock = '1' then state <= next_state
    end if;
end process;

```

```

process (state, x_in) begin -- Next state
  case (state) is
    when S0 => if x_in = '1' then next_state = S1; else next_s
    else end if;
    when S1 => if x_in = '1' then next_state = S3; else next_s
    else end if;
    when S2 => if x_in = '0' then next_state = S0; els
    else end if;
    when S3 => if x_in = '1' then next_state = S2; else next_s
    else end if;
    when others => next_state <= S0;
  end case;
end process;

```

```

process (state, x_in) begin -- Output
  case (state) is
    when S0 => y_out = '0';
    when S1 => y_out = not x_in;
    when S2 => y_out = not x_in;
    when S3 => y_out = not x_in;
  end case;
end process;
end Behavioral;

```

```

entity t_Meally_Zero_Detector_vhdl is
end Mealy_Zero_Detector_vhdl;

```

```

architecture Behavioral of t_Mealy_Zero_Detector_vhdl is
  signal t_y_out: std_logic;
  signal t_x_in: std_logic;
begin
  -- Instantiate the UUT
  UUT: Mealy_Zero_Detector_vhdl port map (y_out => t_y_out, x_i

  -- Create free-running clock signal;
process (clock) begin

```

```

    clock <= not clock after 5 ns;
end process;

-- Specify stimulus signal signals
process begin
    t_reset   <= '0';
    t_reset   <= '1' after 2 ns;
    t_reset   <= '0' after 87 ns;
    t_reset   <= '1' after 89 ns;
    t_x_in <= '1' after 10 ns;
    t_x_in <= '0' after 30 ns;
    t_x_in <= '1' after 40 ns;
    t_x_in <= '0' after 50 ns;
    t_x_in <= '1' after 52 ns;
    t_x_in <= '0' after 54 ns;
    t_x_in <= '1' after 70 ns;
    t_x_in <= '0' after 80 ns;
    t_x_in <= '1' after 90 ns;
    t_x_in <= '0' after 100 ns;
    t_x_in <= '1' after 120 ns;
    t_x_in <= '0' after 160 ns;
    t_x_in <= '1' after 170 ns;
end process ;
end Behavioral;

```

HDL Example 5.6 (Moore Machine)

Verilog

The Verilog behavioral model of the Moore FSM shown in [Fig. 5.18](#) has the state diagram given in [Fig. 5.19](#). The model illustrates an alternative style in which the state transitions of the machine are described by a single clocked (i.e., edge-sensitive) cyclic behavior, that is, by one **always** block. The present state of the circuit is identified by the variable *state*, and its transitions are triggered by the rising edge of *clock* according to the conditions listed in the **case** statement. The combinational logic that determines the next state is included in the nonblocking assignment to *state*. In this example, the output of the circuits is independent of the input and is taken directly from the outputs of the flip-flops. The two-bit output *y_out* is specified with a continuous assignment statement and is equal to

the value of the present state vector.

[Figure 5.23](#) shows some simulation results for *Moore_Model_Fig_5_19*. Here are some important observations: (1) the output depends on only the state, (2) reset “on-the-fly” forces the state of the machine back to S0 (00), and (3) the state transitions are consistent with [Fig. 5.19](#).




FIGURE 5.23

Simulation output of [HDL Example 5.6](#)

Description

```
// Moore model FSM (see Fig. 5.19)      Verilog 2001, 2005 synt
module Moore_Model_Fig_5_19 (output [1: 0] y_out, input x_in, c
  reg [1: 0] state;
  parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
  always @ (posedge clock, negedge reset)
    if (reset == 0) state <= S0; // Initialize to state S0
    else case (state)
      S0: if (!x_in) state <= S1; else state <= S0;
      S1: if ( x_in) state <= S2; else state <= S3;
      S2: if (!x_in) state <= S3; else state <= S2;
      S3: if (!x_in) state <= S0; else state <= S3;
    endcase
  assign y_out = state; // Output of flip-flops
endmodule
```

Practice Exercise 5.24—Verilog

1. Does the following code fragment describe the output of a Mealy or a Moore machine? Why?

```
assign y_out = (x_in == 2'b10) && (state == s_3);
```

Answer: *y_out* describes the output of a Mealy machine, because *y_out* depends on the input and the state. The output of a Moore machine depends on only the state.

VHDL

The VHDL behavioral model of the circuit in [Fig. 5.18](#) has the state diagram in [Fig. 5.19](#). An alternative description of the machine consists of a single process and an output signal assignment. Notice that the combinational logic forming the next state of the machine is not shown explicitly.

```
-- Moore model FSM (see Fig. 5.19)
entity Moore_Model_Fig_5_19_vhdl is
  port ( y_out: out, bit_vector 1 downto 0; x_in, clock, reset:
end Moore_Model_vhdl;

architecture Behavioral of Moore_Model_Fig_5_19 is
  type State_type is (S0, S1, S2, S3);    -- names of states
  signal state: State_type;

  process (Clk, reset)    -- State transition
  begin
    if rst = '0' state <= S0;    -- Synchronous reset
    else case (state)
      when S0    => if not x_in then state <= S1; else state <=
      when S1    => if x_in      then state <= S2; else state <=
        when S2  => if not x_in then state <= S3; else state <=
        when S3  => if not x_in then state <= S0; else state <=
    end process;
    y_out <= state;           // Output signal assignment
end Behavioral;
```

Structural Description of Clocked

Sequential Circuits Verilog

Combinational logic circuits can be described in Verilog by a connection of gates (primitives and UDPs), by dataflow statements (continuous assignments), or by level-sensitive cyclic behaviors (**always** blocks). Sequential circuits are composed of combinational logic and flip-flops, and their HDL models use sequential UDPs and behavioral statements (edge-sensitive cyclic behaviors) to describe the operation of flip-flops. One way to describe a sequential circuit uses a combination of dataflow and behavioral statements. The flip-flops are described with an **always** statement. The combinational part can be described with **assign** statements and Boolean equations. The separate modules can be combined to form a structural model by instantiation within a **module**.

The structural description of a Moore-type binary counter sequential circuit is shown in [HDL Example 5.7](#). We encourage the reader to consider alternative ways to model a circuit, so as a point of comparison, we first present *Moore_Model_Fig_5_20*, a Verilog behavioral description of a binary counter having the state diagram examined earlier shown in [Fig. 5.20\(b\)](#). This style of modeling follows directly from the state diagram. An alternative style, used in *Moore_Model_STR_Fig_5_20*, represents the structure shown in [Fig. 5.20\(a\)](#). This style uses two modules. The first describes the circuit of [Fig. 5.20\(a\)](#). The second describes the *T* flip-flop that will be used by the circuit. We also show two ways to model the *T* flip-flop. The first asserts that, at every clock tick, the value of the output of the flip-flop toggles if the toggle input is asserted. The second model describes the behavior of the toggle flip-flop in terms of its characteristic equation. The first style is attractive because it does not require the reader to remember the characteristic equation. Nonetheless, the models are interchangeable and will synthesize to the same hardware circuit. A testbench module provides stimulus for verifying the functionality of the circuit. The sequential circuit is a two-bit binary counter controlled by input *x_in*. The output, *y_out*, is enabled when the count reaches binary 11. Flip-flops *A* and *B* are included as outputs in order to check their operation. The flip-flop input equations and the output equation are evaluated with continuous assignment (**assign**) statements having the corresponding Boolean expressions. The instantiated *T* flip-flops use *TA* and *TB* as defined by the input equations.

The second module describes the T flip-flop. The *reset* input resets the flip-flop to 0 with an active-low signal. The operation of the flip-flop is specified by its characteristic equation, $Q(t+1)=Q\oplus T$.

The testbench includes both models of the machine. The stimulus module provides common inputs to the circuits to simultaneously display their output responses. The first **initial** block provides eight clock cycles with a period of 10 ns. The second **initial** block specifies a toggling of input x_{in} that occurs at the negative edge transition of the clock. The result of the simulation is shown in [Fig. 5.24](#). The pair (A , B) goes through the binary sequence 00, 01, 10, 11, and back to 00. The change in the count is triggered by a positive edge of the clock, provided that $x_{in} = 1$. If $x_{in} = 0$, the count does not change. y_{out} is equal to 1 when both A and B are equal to 1. This verifies the main functionality of the circuit, but not a recovery from an unexpected reset event. It should also be tested.




FIGURE 5.24

Simulation output of [HDL Example 5.7](#)

[Description](#)

HDL Example 5.7 (Moore Machine—Binary Counter)

Verilog

```
// State-diagram-based behavioral model (V2001, 2005)
module Moore_Model_Fig_5_20 (output y_out, input x_in, clock, r
    reg [1: 0] state;
    parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
    always @ (posedge clock, negedge reset)
        if (!reset) state <= S0; // Initialize to state S0
        else case (state)
            S0: if (x_in) state <= S1; else state <= S0;
            S1: if (x_in) state <= S2; else state <= S1;
            S2: if (x_in) state <= S3; else state <= S2;
            S3: if (x_in) state <= S0; else state <= S3;
        endcase
    assign y_out = (state == S3); // Output of flip-flops
endmodule
```

```
// Structural model with T flip-flops
module Moore_Model_STR_Fig_5_20 (output y_out, A, B, input x_in
    wire TA, TB;
    // Flip-flop input equations
    assign TA = x_in && B;
    assign TB = x_in;
    // Output equation
    assign y_out = A & B;
    // Instantiate Toggle flip-flops
    Toggle_flip_flop M_A (A, TA, clock, reset);
    Toggle_flip_flop M_B (B, TB, clock, reset);
endmodule
```

```
module Toggle_flip_flop (Q, T, CLK, RST_b);
    output Q;
    input T, CLK, RST_b;
    reg Q;
    always @ (posedge CLK, negedge RST_b)
        if (!RST_b) Q <= 1'b0;
        else if (T) Q <= ~Q;
endmodule
```

```
// Alternative model using characteristic equation
// module Toggle_flip_flop (Q, T, CLK, RST_b);
// output Q;
```

```

// input      T, CLK, RST_b;
// reg  Q;
// always @ (posedge CLK, negedge RST_b)
//   if (!RST_b) Q <= 1'b0;
//   else Q <= Q ^ T;
// endmodule

module t_Moore_Fig_5_20;
  wire  t_y_out_2, t_y_out_1;
  reg    t_x_in, t_clock, t_reset;
  Moore_Model_Fig_5_20      M1 (t_y_out_1, t_x_in, t_clock,
  Moore_Model_STR_Fig_5_20  M2 (t_y_out_2, A, B, t_x_in, t_
  initial #200 $finish;
  initial begin
    t_reset = 0;
    t_clock = 0;
    #5 t_reset = 1;
    repeat (16)
      #5 t_clock = !t_clock;
  end

  initial begin
    t_x_in = 0;
    #15 t_x_in = 1;
    repeat (8)
      #10 t_x_in = !t_x_in;
    end
  endmodule

```

VHDL

```

library IEEE;
use IEEE.std_logic_1164.all;

-- Moore model FSM (see Fig. 5.19)

entity Moore_Model_Fig_5_20_vhdl is
  port ( y_out: out STD_LOGIC; x_in, clock, rst_b: in STD_logic)
end Moore_Model_Fig_5_20_vhdl;

architecture Behavioral of Moore_Model_Fig_5_20_vhdl is
  type State_type is (S0, S1, S2, S3);      -- names of states
  signal state, next_state: State_type;

  process (Clk)                                -- State transition
  begin
    if rst_b = '0' state <= S0; end if;      -- Synchronous
    else if Clk'event and Clk = '1'; then
      case (state)

```

```

        when S0 => if not x_in then state <= S1; else state <=
        when S1 => if x_in then state <= S2; else state <=
        when S2 => if not x_in then state <= S3; else state <=
        when S3 => if not x_in then state <= S0; else state <=
    end case
end if;
end process;
y_out <= state = S3;      -- Output logic
end Behavioral;

-- Components
-- D flip-flop with active-low, asynchronous reset
entity DFF_vhdl is
    port (Q: out Std_Logic; D, Clk, rst: in Std_Logic);
end DFF_vhdl;

architecture Behavioral of DFF_vhdl is
    process (Clk, rst_b) begin
        if rst'event and rst_b = '0' then Q <= '0';
        else if Clk'event and Clk = '1' then Q <= D; end if;
        end if;
    end process;
end Behavioral;

-- T flip-flop from D flip-flop and components
entity TFF_vhdl is
    port ( Q: out, bit; T, clk, rst: in bit);
end TFF_vhdl;
    architecture Behavioral of T_FF_vhdl is
        signal DT;
        component DFF_vhdl
            port ( Q: out Std_Logic; D, clk, rst: in Std_Logic);
        end component DFF_vhdl;
    begin
        DT <= Q xor T;      -- Signal assignment
        TF1: DFF_vhdl port map (Q => Q, D => DT, clk => clk, rst => r
    end Behavioral;

entity Moore_Model_STR_Fig_5_20_vhdl is
    port ( y_out, A, B: out STD_LOGIC; x_in, clock, reset: in STD_
end Moore_Model_vhdl;

architecture T_STR of Moore_Model_Fig_5_20 is
    signal TA, TB;
    component TFF_vhdl port (Q: out bit; clk, rst: in bit); end co
begin -- Instantiate toggle flip-flops

M_A: TFF_vhdl port map (Q => A, T => TA, clk => clock, rst =>
M_B: TFF_vhdl port map (Q => B, T => TB, clk => clock, rst =>
TA <= x_in and B;      -- Flip-flop input equations
TB <= x_in;

```

```

    y_out <= A and B;                -- Output logic
end T_STR;

-- Alternative model using characteristic equation

entity Toggle_flip_flop is
    port (Q: out Std_Logic; T, CLK, RST_b: in Std_Logic);
end Toggle_flip_flop;

architecture Char_Eq of Toggle_flip_flop is
    process (CLK, RST_b) begin
        if (RST'event and RST_b = '0' then Q <= '0';
        else if CLK'event and clk = '1' then Q <= Q xor T; end if;
        end if;
    end process
end Char_Eq;

-- Testbench

entity t_Moore_Fig_5_20 is
    port ();
end t_Moore_Fig_5_20;

architecture Behavioral of t_Moore_Fig_5_20 is
    component Moore_Model_STR_Fig_5_20_vhdl port(y_out: out bit; A
    signal t_y_out_1, t_y_out_2, t_A, t_B: Std_Logic;
    signal t_x_in, clock, reset: Std_Logic;
    variable i: Positive := '1';
    -- Instantiate UUTs
M1: Moore_Model_STR_Fig_5_20_vhdl
    port map ( y_out => t_y_out_1, A => t_A, B => t_B, x_in =>
M2: Moore_Model_STR_Fig_5_20_vhdl
    port map ( y_out => t_y_out_2, A => t_A, B => t_B, x_in =>

-- Generate stimulus signals
process begin
    t_reset <= 0;                -- Active-low reset
    t_clock <= 0;
    t_reset <= 1; after 5ns; -- Enable synchronous action
    for i in 1 to 16 loop
        t_clock <= not t_clock after 5ns;
    end loop;
end process;
end Behavioral;

```

Practice Exercise 5.25—VHDL

1. Describe the steps that are taken to create a structural model of a

sequential circuit.

Answer: (1) Define components, (2) Instantiate and interconnect components.

5.7 STATE REDUCTION AND ASSIGNMENT

Analysis of sequential circuits starts from a circuit diagram and culminates in a state table or diagram. *Design* (synthesis) of a sequential circuit starts from a set of specifications and culminates in a logic diagram. Design procedures are presented in [Section 5.8](#). Two sequential circuits may exhibit the same input–output behavior, but have a different number of internal states in their state diagram. The current section discusses certain properties of sequential circuits that may simplify a design by reducing the number of gates and flip-flops it uses. In general, reducing the number of flip-flops reduces the cost of a circuit.

State Reduction

The reduction in the number of flip-flops in a sequential circuit is referred to as the *state-reduction* problem. State-reduction algorithms are concerned with procedures for reducing the number of states in a state table, while keeping the external input–output requirements unchanged. Since m flip-flops produce 2^m states, a reduction in the number of states may (or may not) result in a reduction in the number of flip-flops. An unpredictable effect in reducing the number of flip-flops is that sometimes the equivalent circuit (with fewer flip-flops) may require more combinational gates to realize its next state and output logic.

We will illustrate the state-reduction procedure with an example. We start with a sequential circuit whose specification is given in the state diagram of [Fig. 5.25](#). In our example, only the input–output sequences are important; the internal states are used merely to provide the required sequences. For that reason, the states marked inside the circles are denoted by letter symbols instead of their binary values. This is in contrast to a binary counter, wherein the binary value sequence of the states themselves is taken as the outputs.




FIGURE 5.25

State diagram

Description

There are an infinite number of input sequences that may be applied to the circuit; each results in a unique output sequence. As an example, consider the input sequence 01010110100 starting from the initial state *a*. Each input of 0 or 1 produces an output of 0 or 1 and causes the circuit to go to the next state. From the state diagram, we obtain the output and state sequence for the given input sequence as follows: With the circuit in initial state *a*, an input of 0 produces an output of 0 and the circuit remains in state *a*. With present state *a* and an input of 1, the output is 0 and the next state is *b*. With present state *b* and an input of 0, the output is 0 and the next state is *c*. Continuing this process, we find the complete sequence to be as follows:

state *a a b c d e f f g f g a*

input 0 1 0 1 0 1 1 0 1 0 0

output 0 0 0 0 0 1 1 0 1 0 0

In each column, we have the present state, input value, and output value. The next state is written on top of the next column. It is important to realize that in this circuit the states themselves are of secondary importance, because we are interested only in output sequences caused by input sequences.

Now let us assume that we have found a sequential circuit whose state diagram has fewer than seven states, and suppose we wish to compare this circuit with the circuit whose state diagram is given by [Fig. 5.25](#). If identical input sequences are applied to the two circuits and identical outputs occur for all input sequences, then the two circuits are said to be *equivalent*; they cannot be distinguished from each other on the basis of their input–output behavior, and one may be replaced by the other. The problem of state reduction is to find ways of reducing the number of states in a sequential circuit, thereby reducing hardware, without altering the input–output relationships.

We now proceed to reduce the number of states for this example. First, we need the state table; it is more convenient to apply procedures for state reduction with the use of a table rather than a diagram. The state table of the circuit is listed in [Table 5.6](#) and is obtained directly from the state diagram.

Table 5.6 State Table

Present State	Next State Output			
	x=0		x=1	
	a	a	b	0
				0

<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>g</i>	<i>f</i>	0	1
<i>g</i>	<i>a</i>	<i>f</i>	0	1

The following algorithm for the state reduction of a completely specified state table is given here without proof: “Two states are said to be equivalent if, for each member of the set of inputs, they give exactly the same output and send the circuit either to the same state or to an equivalent state.” When two states are equivalent, one of them can be removed without altering the input–output relationships.

Now apply this algorithm to [Table 5.6](#). Going through the state table, we look for two present states that go to the same next state and have the same output for both input combinations. States *e* and *g* are two such states: They both go to states *a* and *f* and have outputs of 0 and 1 for $x=0$ and $x=1$, respectively. Therefore, states *g* and *e* are equivalent, and one of these states can be removed. The procedure of removing a state and replacing it by its equivalent is demonstrated in [Table 5.7](#). The row with present state *g* is removed, and state *g* is replaced by state *e* each time it occurs in the columns headed “Next State.”

Table 5.7 Reducing the State Table

Present State	Next State Output			
	x=0	x=1	x=0	x=1

<i>a</i>	<i>a</i>	<i>b</i>	0	0
<i>b</i>	<i>c</i>	<i>d</i>	0	0
<i>c</i>	<i>a</i>	<i>d</i>	0	0
<i>d</i>	<i>e</i>	<i>f</i>	0	1
<i>e</i>	<i>a</i>	<i>f</i>	0	1
<i>f</i>	<i>e</i>	<i>f</i>	0	1

Present state *f* now has next states *e* and *f* and outputs 0 and 1 for $x=0$ and $x=1$, respectively. The same next states and outputs appear in the row with present state *d*. Therefore, states *f* and *d* are equivalent, and state *f* can be removed and replaced by *d*. The final reduced table is shown in [Table 5.8](#). The state diagram for the reduced table consists of only five states and is shown in [Fig. 5.26](#). This state diagram satisfies the original input–output specifications and will produce the required output sequence for any given input sequence. The following list derived from the state diagram of [Fig. 5.26](#) is for the input sequence used previously (note that the same output sequence results, although the state sequence is different):

Table 5.8 Reduced State Table

Next State Output
Present State

x=0 x=1 x=0 x=1

a a b 0 0

b c d 0 0

c a d 0 0

d e d 0 1

e a d 0 1




FIGURE 5.26

Reduced state diagram

[Description](#)

state *a a b c d e d d e d e a*

input 0 1 0 1 0 1 1 0 1 0 0

output 0 0 0 0 0 1 1 0 1 0 0

In fact, this sequence is exactly the same as that obtained for [Fig. 5.25](#) if we replace *g* by *e* and *f* by *d*.

Checking each pair of states for equivalency can be done systematically by means of a procedure that employs an implication table, which consists of squares, one for every suspected pair of possible equivalent states. By judicious use of the table, it is possible to determine all pairs of equivalent states in a state table.

The sequential circuit of this example was reduced from seven to five states. In general, reducing the number of states in a state table may result in a circuit with less physical hardware. However, the fact that a state table has been reduced to fewer states does not guarantee a saving in the number of flip-flops or the number of gates. In actual practice designers may skip this step because target devices are rich in resources.

State Assignment

In order to design a sequential circuit with physical components, it is necessary to assign unique coded binary values to the states. For a circuit with m states, the codes must contain n bits, where $2^n \geq m$. For example, with three bits, it is possible to assign codes to eight states, denoted by binary numbers 000 through 111. If the state table of [Table 5.6](#) is used, we must assign binary values to seven states; the remaining state is unused. If the state table of [Table 5.8](#) is used, only five states need binary assignment, and we are left with three unused states. Unused states are treated as don't-care conditions during the design. Since don't-care conditions usually help in obtaining a simpler circuit, it is more likely but not certain that the circuit with five states will require fewer combinational gates than the one with seven states.

The simplest way to code five states is to use the first five integers in binary counting order, as shown in the first assignment of [Table 5.9](#). Another similar assignment is the Gray code shown in assignment 2. Here, only one bit in the code group changes when going from one number to the next. This code makes it easier for the Boolean functions to be placed in a Karnaugh map for simplification. Another possible assignment often used in the design of state machines to control datapath units is the *one-hot* assignment. This configuration uses as many bits as there are states in the circuit. At any given time, only one bit is equal to 1 while all others are kept at 0. This type of assignment uses one flip-flop per state, which is not an issue for register-rich field-programmable gate arrays. (See [Chapter 7](#).) *One-hot encoding usually leads to simpler decoding logic for the next state and output.* One-hot machines can be faster than machines with sequential binary encoding, and the silicon area required by the extra flip-flops can be offset by the area saved by using simpler decoding logic. This trade-off is not guaranteed, so it must be evaluated for a given design.

Table 5.9 Three Possible Binary State Assignments

State	Assignment 1, Binary	Assignment 2, Gray Code	Assignment 3, One-Hot
<i>a</i>	000	000	00001
<i>b</i>	001	001	00010
<i>c</i>	010	011	00100
<i>d</i>	011	010	01000
<i>e</i>	100	110	10000

[Table 5.10](#) is the reduced state table with binary assignment 1 substituted for the letter symbols of the states. A different assignment will result in a state table with different binary values for the states. The binary form of the state table is used to derive the next-state and output-forming combinational logic part of the sequential circuit. The complexity of the combinational circuit depends on the binary state assignment chosen.

Table 5.10 Reduced State Table with Binary Assignment 1

Present State	Next State Output			
	x=0	x=1	x=0	x=1
000	000	001	0	0
001	010	011	0	0
010	000	011	0	0
011	100	011	0	1
100	000	011	0	1

Sometimes, the name *transition table* is used for a state table with a binary assignment. This convention distinguishes it from a state table with

symbolic names for the states. In this book, we use the same name for both types of state tables.

5.8 DESIGN PROCEDURE

Design procedures or methodologies specify hardware that will implement a desired behavior. The design effort for small circuits may be manual, but industry relies on automated synthesis tools for designing massive integrated circuits. The sequential building block used by synthesis tools is the *D* flip-flop. Together with additional logic, it can implement the behavior of *JK* and *T* flip-flops when needed. In fact, designers generally do not concern themselves with the type of flip-flop; rather, their focus is on correctly describing the sequential functionality that is to be implemented by the synthesis tool. Here we will illustrate manual methods using *D*, *JK*, and *T* flip-flops.

The design of a clocked sequential circuit starts from a set of specifications and culminates in a logic diagram or a list of Boolean functions from which the logic diagram can be obtained. In contrast to a combinational circuit, which is fully specified by a truth table, a sequential circuit requires a state table for its specification. The first step in the design of sequential circuits is to obtain a state table or an equivalent representation, such as a state diagram.⁵

⁵ Chapter 8 will examine another important representation of a machine's behavior—the algorithmic state machine (ASM) chart.

A synchronous sequential circuit is made up of flip-flops and combinational gates. The design of the circuit consists of choosing the flip-flops and then finding a combinational gate structure that, together with the flip-flops, produces a circuit which fulfills the stated specifications. The number of flip-flops is determined from the number of states needed in the circuit and the choice of state assignment codes. The combinational circuit is derived from the state table by evaluating the flip-flop input equations and output equations. In fact, once the type and number of flip-flops are determined, the design process involves a transformation from a sequential circuit problem into a combinational circuit problem. In this way, the techniques of combinational circuit design can be applied.

The procedure for designing synchronous sequential circuits can be summarized by a list of recommended steps:

1. From the word description and specifications of the desired operation, derive a state diagram for the circuit.
2. Reduce the number of states if necessary.
3. Assign binary values to the states.
4. Obtain the binary-coded state table.
5. Choose the type of flip-flops to be used.
6. Derive the simplified flip-flop input equations and output equations.
7. Draw the logic diagram.

The word specification of the circuit behavior usually assumes that the reader is familiar with digital logic terminology. It is necessary that the designer use intuition and experience to arrive at the correct interpretation of the circuit specifications, because word descriptions may be incomplete and inexact. Once such a specification has been set down and the state diagram obtained, it is possible to use known synthesis procedures to complete the design. Although there are formal procedures for state reduction and assignment (steps 2 and 3), they are seldom used by experienced designers. Steps 4 through 7 in the design can be implemented by exact algorithms and therefore can be automated. The part of the design that follows a well-defined procedure is referred to as *synthesis*. Designers using logic synthesis tools (software) can follow a simplified process that develops an HDL description directly from a state diagram, letting the synthesis tool minimize combinational logic and determine the circuit elements and structure that implement the description.

The first step is a critical part of the process, because succeeding steps depend on it. We will give one simple example to demonstrate how a state diagram is obtained from a word specification.

Suppose we wish to design a circuit that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line (i.e., the input is a *serial bit stream*). The state diagram for this type of circuit is shown in [Fig. 5.27](#). It is derived by starting with state S0, the reset state. While the input is 0, the circuit stays in S0, but if the input is 1, it goes to state S1 to indicate that a 1 was detected. If the next input is 1, the change

is to state S2 to indicate the arrival of two consecutive 1's, but if the input is 0, the state goes back to S0. The third consecutive 1 sends the circuit to state S3. If more 1's are detected, the circuit stays in S3. Any 0 input sends the circuit back to S0. In this way, the circuit stays in S3 as long as there are three or more consecutive 1's received. This is a Moore model sequential circuit, since the output is 1 when the circuit is in state S3 and is 0 otherwise.




FIGURE 5.27

State diagram for sequence detector

[Description](#)

Synthesis Using *D* Flip-Flops

Once the state diagram has been derived, the rest of the design follows a straightforward synthesis procedure. In fact, we can design the circuit by using an HDL description of the state diagram and the proper HDL synthesis tools to obtain a synthesized netlist. (The HDL description of the state diagram will be similar to HDL [Example 5.6](#) in [Section 5.6](#).) To design the circuit by hand, we need to assign binary codes to the states and list the state table. This is done in [Table 5.11](#). The table is derived from the state diagram of [Fig. 5.27](#) with a sequential binary assignment. We choose two *D* flip-flops to represent the four states, and we label their outputs *A*

and B . There is one input (x) and one output (y). The characteristic equation of the D flip-flop is $Q(t+1)=DQ$, which means that the next-state values in the state table specify the D input condition for the flip-flop. The flip-flop input equations can be obtained directly from the next-state columns of A and B and expressed in sum-of-minterms form as

Table 5.11 State Table for Sequence Detector

Present State Input Next State Output

A	B	x	A	B	y
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	0	0	0
1	0	1	1	1	0
1	1	0	0	0	1
1	1	1	1	1	1

$$A(t+1)=DA(A, B, x)=\Sigma(3, 5, 7) \quad B(t+1)=DB(A, B, x)=\Sigma(1, 5, 7) \\ y(A, B, x)=\Sigma(6, 7)$$

where A and B are the present-state values of flip-flops A and B , x is the input, and DA and DB are the input equations. The minterms for output y are obtained from the output column in the state table.

The Boolean equations are simplified by means of the maps plotted in [Fig. 5.28](#). The simplified equations are




FIGURE 5.28

K-Maps for sequence detector

Description

$$DA = Ax + Bx \quad DB = Ax + B'x \quad y = AB$$

The advantage of designing with D flip-flops is that the Boolean equations describing the inputs to the flip-flops can be obtained directly from the state table. Software tools automatically infer and select the D -type flip-flop from a properly written HDL model. The schematic of the sequential circuit is drawn in [Fig. 5.29](#).




FIGURE 5.29

Logic diagram of a Moore-type sequence detector

[Description](#)

Excitation Tables

The design of a sequential circuit with flip-flops other than the D type is complicated by the fact that the input equations for the circuit must be derived indirectly from the state table. When D -type flip-flops are employed, the input equations are obtained directly from the next state. This is not the case for the JK and T types of flip-flops. In order to determine the input equations for these flip-flops, it is necessary to derive a functional relationship between the state table and the input equations.

The flip-flop characteristic tables presented in [Table 5.1](#) provide the value

of the next state when the inputs and the present state are known. These tables are useful for analyzing sequential circuits and for defining the operation of the flip-flops. During the design process, we usually know the transition from the present state to the next state and wish to find the flip-flop input conditions that will cause the required transition. For this reason, we need a table that lists the required inputs for a given change of state. Such a table is called an *excitation table*.

[Table 5.12](#) shows the excitation tables for the two flip-flops (*JK* and *T*). Each table has a column for the present state $Q(t)$, a column for the next state $Q(t+1)$, and a column for each input to show how the required transition is achieved. There are four possible transitions from the present state to the next state. The required input conditions for each of the four transitions are derived from the information available in the characteristic table. The symbol X in the tables represents a don't-care condition, which means that it does not matter whether the input is 1 or 0.

Table 5.12 Flip-Flop Excitation Tables

$Q(t)$ $Q(t+1)$ J K $Q(t)$ $Q(t+1)$ T

0 0 0 X 0 0 0

0 1 1 X 0 1 1

1 0 X 1 1 0 1

1 1 X 0 1 1 0

(a) *JK* Flip-Flop (b) *T* Flip-Flop

The excitation table for the JK flip-flop is shown in part (a). When both present state and next state are 0, the J input must remain at 0 and the K input can be either 0 or 1. Similarly, when both present state and next state are 1, the K input must remain at 0, while the J input can be 0 or 1. If the flip-flop is to have a transition from the 0-state to the 1-state, J must be equal to 1, since the J input sets the flip-flop. However, input K may be either 0 or 1. If $K=0$, the $J=1$ condition sets the flip-flop as required; if $K=1$ and $J=1$, the flip-flop is complemented and goes from the 0-state to the 1-state as required. Therefore, the K input is marked with a don't-care condition for the 0-to-1 transition. For a transition from the 1-state to the 0-state, we must have $K=1$, since the K input clears the flip-flop. However, the J input may be either 0 or 1, since $J=0$ has no effect and $J=1$ together with $K=1$ complements the flip-flop with a resultant transition from the 1-state to the 0-state.

The excitation table for the T flip-flop is shown in part (b). From the characteristic table, we find that when input $T=1$, the state of the flip-flop is complemented, and when $T=0$, the state of the flip-flop remains unchanged. Therefore, when the state of the flip-flop must remain the same, the requirement is that $T=0$. When the state of the flip-flop has to be complemented, T must equal 1.

Synthesis Using JK Flip-Flops

The manual synthesis procedure for sequential circuits with JK flip-flops is the same as with D flip-flops, except that the input equations must be evaluated from the present-state to the next-state transition derived from the excitation table. To illustrate the procedure, we will synthesize the sequential circuit specified by [Table 5.13](#). In addition to having columns for the present state, input, and next state, as in a conventional state table, the table shows the flip-flop input conditions from which the input equations are derived. The flip-flop inputs are derived from the state table in conjunction with the excitation table for the JK flip-flop. For example, in the first row of [Table 5.13](#), we have a transition for flip-flop A from 0 in the present state to 0 in the next state. In [Table 5.12](#), for the JK flip-flop, we find that a transition of states from present state 0 to next state 0 requires that input J be 0 and input K be a don't care. So 0 and X are entered in the first row under J_A and K_A , respectively. Since the first row also shows a transition for flip-flop B from 0 in the present state to 0 in the

next state, 0 and X are inserted into the first row under JB and KB, respectively. The second row of the table shows a transition for flip-flop *B* from 0 in the present state to 1 in the next state. From the excitation table, we find that a transition from 0 to 1 requires that *J* be 1 and *K* be a don't care, so 1 and X are copied into the second row under JB and KB, respectively. The process is continued for each row in the table and for each flip-flop, with the input conditions from the excitation table copied into the proper row of the particular flip-flop being considered.

Table 5.13 State Table and JK Flip-Flop Inputs

Present State Input Next State Flip-Flop Inputs

<i>A</i>	<i>B</i>	<i>x</i>	<i>A</i>	<i>B</i>	<i>J</i> <i>A</i>	<i>K</i> <i>A</i>	<i>J</i> <i>B</i>	<i>K</i> <i>B</i>
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	1	0	1	X	X	1
0	1	1	0	1	0	X	X	0
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	1	X
1	1	0	1	1	X	0	X	0

1 1 1 0 0 X 1 X 1

The flip-flop inputs in [Table 5.13](#) specify the truth table for the input equations as a function of present state A , present state B , and input x . The input equations are simplified in the maps of [Fig. 5.30](#). The next-state values are not used during the simplification, since the input equations are a function of the present state and the input only. Note the advantage of using JK -type flip-flops when sequential circuits are designed *manually*. The fact that there are so many don't-care entries indicates that the combinational circuit for the input equations is likely to be simpler, because don't-care minterms usually help in obtaining simpler expressions. If there are unused states in the state table, there will be additional don't-care conditions in the map. Nonetheless, D -type flip-flops are more amenable to an automated design flow.




FIGURE 5.30

Maps for J and K input equations

[Description](#)

The four input equations for the pair of JK flip-flops are listed under the maps of [Fig. 5.30](#). The logic diagram (schematic) of the sequential circuit is drawn in [Fig. 5.31](#).




FIGURE 5.31

Logic diagram for sequential circuit with JK flip-flops

[Description](#)

Synthesis Using T Flip-Flops

The procedure for synthesizing circuits using T flip-flops will be demonstrated by designing a binary counter. An n -bit binary counter consists of n flip-flops that can count in binary from 0 to 2^n-1 . The state diagram of a three-bit counter is shown in [Fig. 5.32](#). As seen from the binary states indicated inside the circles, the flip-flop outputs repeat the binary count sequence with a return to 000 after 111. The directed lines between circles are not marked with input and output values as in other state diagrams. Remember that state transitions in clocked sequential circuits are initiated by a clock edge; the flip-flops remain in their present states if no clock is applied. For that reason, the clock does not appear explicitly as an input variable in a state diagram or state table. From this point of view, the state diagram of a counter does not have to show input and output values along the directed lines. The only input to the circuit is the clock, and the outputs are specified by the present state of the flip-flops. The next state of a counter depends entirely on its present state, and the state transition occurs every time the clock goes through a transition.




FIGURE 5.32

State diagram of three-bit binary counter

[Table 5.14](#) is the state table for the three-bit binary counter. The three flip-flops are symbolized by A_2 , A_1 , and A_0 . Binary counters are constructed most efficiently with T flip-flops because of their complement property. The flip-flop excitation for the T inputs is derived from the excitation table of the T flip-flop and by inspection of the state transition of the present state to the next state. As an illustration, consider the flip-flop input entries for row 001. The present state here is 001 and the next state is 010, which

is the next count in the sequence. Comparing these two counts, we note that A2 goes from 0 to 0, so TA2 is marked with 0 because flip-flop A2 must not change when a clock occurs. Also, A1 goes from 0 to 1, so TA1 is marked with a 1 because this flip-flop must be complemented in the next clock edge. Similarly, A0 goes from 1 to 0, indicating that it must be complemented, so TA0 is marked with a 1. The last row, with present state 111, is compared with the first count 000, which is its next state. Going from all 1's to all 0's requires that all three flip-flops be complemented.

Table 5.14 State Table for Three-Bit Counter

Present State Next State Flip-Flop Inputs

A2	A1	A0	A2	A1	A0	TA2	TA1	TA0
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	1	0	0	1	1	1
1	0	0	1	0	1	0	0	1
1	0	1	1	1	0	0	1	1
1	1	0	1	1	1	0	0	1

1 1 1 0 0 0 1 1 1

The flip-flop input equations are simplified in the maps of [Fig. 5.33](#). Note that TA_0 has 1's in all eight minterms because the least significant bit of the counter is complemented with each count. A Boolean function that includes all minterms defines a constant value of 1. The input equations listed under each map specify the combinational part of the counter. Including these functions with the three flip-flops, we obtain the logic diagram of the counter, as shown in [Fig. 5.34](#). For simplicity, the reset signal is not shown, but be aware that every design should include a reset signal.




FIGURE 5.33

Maps for three-bit binary counter

[Description](#)




FIGURE 5.34

Logic diagram of three-bit binary counter

[Description](#)

PROBLEMS

(Answers to problems marked with * appear at the end of the book. Where appropriate, a logic design and its related HDL modeling problem are cross-referenced.) Unless SystemVerilog is explicitly named, the HDL compiler for solving a problem may be Verilog, SystemVerilog, or VHDL. Note: For each problem that requires writing and verifying an HDL model, a basic test plan should be written to identify which functional features are to be tested during the simulation and how they will be tested. For example, a reset on-the-fly could be tested by asserting the reset signal while the simulated machine is in a state other than the reset state. The test plan is to guide development of a testbench that will implement the plan. Simulate the model, using the testbench, and verify that the behavior is correct. If synthesis tools are available, the HDL descriptions developed for Problems 5.34–5.42 can be assigned as synthesis exercises. The circuit produced by the synthesis tools should be simulated and compared to the simulation results for the pre-synthesis model.

1. 5.1 The *D* latch of [Fig. 5.6](#) is constructed with four NAND gates and an inverter. Consider the following three other ways for obtaining a *D* latch. In each case, draw the logic diagram and verify the circuit operation.
 1. (a) Use NOR gates for the *SR* latch part and AND gates for the other two. An inverter may be needed.
 2. (b) Use NOR gates for all four gates. Inverters may be needed.
 3. (c) Use four NAND gates only (without an inverter). This can be done by connecting the output of the upper gate in [Fig. 5.6](#) (the gate that goes to the *SR* latch) to the input of the lower gate (instead of the inverter output).
2. 5.2 Construct a *JK* flip-flop using a *D* flip-flop, a two-to-one-line multiplexer, and an inverter. (HDL—see [Problem 5.34](#).)
3. 5.3 Show that the characteristic equation for the complement output of a *JK* flip-flop is

$$Q'(t+1)=J'Q'+KQ$$

4. 5.4 A *PN* flip-flop has four operations: clear to 0, no change, complement, and set to 1, when inputs *P* and *N* are 00, 01, 10, and 11, respectively.
 1. (a) Tabulate the characteristic table.
 2. (b)* Derive the characteristic equation.
 3. (c) Tabulate the excitation table.
 4. (d) Show how the *PN* flip-flop can be converted to a *D* flip-flop.
5. 5.5 Explain the differences among a truth table, a state table, a characteristic table, and an excitation table. Also, explain the difference among a Boolean equation, a state equation, a characteristic equation, and a flip-flop input equation.
6. 5.6 A sequential circuit with two *D* flip-flops *A* and *B*, two inputs, *x* and *y*; and one output *z* is specified by the following next-state and output equations (HDL—see [Problem 5.35](#)):

$$A(t+1)=xy'+xB \quad B(t+1)=xA+xB' \quad z=A$$

1. (a) Draw the logic diagram of the circuit.
 2. (b) List the state table for the sequential circuit.
 3. (c) Draw the corresponding state diagram.
7. 5.7* A sequential circuit has one flip-flop *Q*, two inputs *x* and *y*, and one output *S*. It consists of a full-adder circuit connected to a *D* flip-flop, as shown in [Fig. P5.7](#). Derive the state table and state diagram of the sequential circuit.




FIGURE P5.7

8. 5.8* Derive the state table and the state diagram of the sequential circuit shown in [Fig. P5.8](#). Explain the function that the circuit performs. (HDL—see [Problem 5.36](#).)




FIGURE P5.8

[Description](#)

9. 5.9 A sequential circuit has two *JK* flip-flops *A* and *B* and one input *x*. The circuit is described by the following flip-flop input equations:

$$JA=x \quad KA=B \quad JB=x \quad KB=A'$$

1. (a)* Derive the state equations $A(t+1)$ and $B(t+1)$ by substituting the input equations for the *J* and *K* variables.
 2. (b) Draw the state diagram of the circuit.
10. 5.10 A sequential circuit has two *JK* flip-flops *A* and *B*, two inputs *x* and *y*, and one output *z*. The flip-flop input equations and circuit output equation are

$$JA=Bx+B'y' \quad KA=B'xy' \quad JB=A'x \quad KB=A+xy' \quad z=Ax'y'+Bx'y'$$

1. (a) Draw the logic diagram of the circuit.
 2. (b) Tabulate the state table.
 3. (c)* Derive the state equations for *A* and *B*.
11. 5.11 For the circuit described by the state diagram of [Fig. 5.16](#),
1. (a)* Determine the state transitions and output sequence that will be generated when an input sequence of 010110111011110 is applied to the circuit and it is initially in the state 00.
 2. (b) Find all of the equivalent states in [Fig. 5.16](#) and draw a simpler, but equivalent, state diagram.
 3. (c) Using *D* flip-flops, design the equivalent machine (including its logic diagram) described by the state diagram in (b).
12. 5.12 For the following state table

	Next State Output			
Present State				
	x=0	x=1	x=0	x=1

<i>a</i>	<i>f</i>	<i>b</i>	0	0
<i>b</i>	<i>d</i>	<i>c</i>	0	0
<i>c</i>	<i>f</i>	<i>e</i>	0	0
<i>d</i>	<i>g</i>	<i>a</i>	1	0
<i>e</i>	<i>d</i>	<i>c</i>	0	0
<i>f</i>	<i>f</i>	<i>b</i>	1	1
<i>g</i>	<i>g</i>	<i>h</i>	0	1
<i>h</i>	<i>g</i>	<i>a</i>	1	0

1. (a) Draw the corresponding state diagram.
 2. (b)* Tabulate the reduced state table.
 3. (c) Draw the state diagram corresponding to the reduced state table.
13. 5.13* Starting from state *a*, and the input sequence 01110010011, determine the output sequence for
1. (a) The state table of the previous problem.
 2. (b) The reduced state table from the previous problem. Show that the same output sequence is obtained for both.
14. 5.14 Substitute the one-hot assignment 3 from [Table 5.9](#) to the states

in [Table 5.8](#) and obtain the binary state table.

15. 5.15 List a state table for the *JK* flip-flop using *Q* as the present and next state and *J* and *K* as inputs. Design the sequential circuit specified by the state table and show that it is equivalent to [Fig. 5.12\(a\)](#).
16. 5.16 Design a sequential circuit with two *D* flip-flops *A* and *B*, and one input *x_{in}*.
 1. (a)* When *x_{in}*=0, the state of the circuit remains the same. When *x_{in}*=1, the circuit goes through the state transitions from 00 to 01, to 11, to 10, back to 00, and repeats.
 2. (b) When *x_{in}*=0, the state of the circuit remains the same. When *x_{in}*=1, the circuit goes through the state transitions from 00 to 11, to 01, to 10, back to 00, and repeats. (HDL—see [Problem 5.38](#).)
17. 5.17 Design a one-input, one-output serial 2's complementer. The circuit accepts a string of bits from the input and generates the 2's complement at the output. The circuit can be reset asynchronously to start and end the operation. (HDL—see [Problem 5.39](#).)
18. 5.18* Design a sequential circuit with two *JK* flip-flops *A* and *B* and two inputs *E* and *F*. If *E*=0, the circuit remains in the same state regardless of the value of *F*. When *E*=1 and *F*=1, the circuit goes through the state transitions from 00 to 01, to 10, to 11, back to 00, and repeats. When *E*=1 and *F*=0, the circuit goes through the state transitions from 00 to 11, to 10, to 01, back to 00, and repeats. (HDL—see [Problem 5.40](#).)
19. 5.19 A sequential circuit has three flip-flops *A*, *B*, and *C*; one input *x_{in}*; and one output *y_{out}*. The state diagram is shown in [Fig. P5.19](#). The circuit is to be designed by treating the unused states as don't-care conditions. Analyze the circuit obtained from the design to determine the effect of the unused states. (HDL—see [Problem 5.41](#).)




FIGURE P5.19

Description

1. (a)* Use *D* flip-flops in the design.
 2. (b) Use *JK* flip-flops in the design.
20. 5.20 Design the sequential circuit specified by the state diagram of [Fig. 5.19](#), using *T* flip-flops.
21. 5.21 What is the main difference
1. (a) between an **initial** statement and an **always** statement in a Verilog procedural block?
 2. (b) between a variable assignment and a signal assignment in a VHDL process?
22. 5.22 Draw the waveform generated by the statements below:
1. (a)


```

initial begin

```

```

        w = 0; #10 w = 1; # 40 w = 0; # 20 w = 1; #15 w = 0
    end

```

2. (b)

```

    initial fork
        w = 0; #10 w = 1; # 40 w = 0; # 20 w = 1; #15 w = 0
    join

```

23. 5.23* What are the values of RegA and RegB after the following statements, assuming that *RegA* contains the value of 50 initially.

Verilog

1. (a) RegA=125; RegB=RegA;
2. (b) RegA <= 125; RegB <= RegA;

VHDL

1. (a) RegA := 125; RegB := RegA;
2. (b) RegA <= 125; RegB <= RegA;

24. 5.24 Write and verify an HDL behavioral description of a positive-edge-sensitive *D* flip-flop with asynchronous preset and clear.
25. 5.25 A special positive-edge-triggered flip-flop circuit component has four inputs *D1*, *D2*, *D3*, and *D4*, and a two-bit control input that chooses between them. Write and verify an HDL behavioral description of this component.
26. 5.26 Write and verify an HDL behavioral description of the *JK* flip-flop using an **if-else** statement based on the value of the present state.
1. (a)* Obtain the characteristic equation when $Q=0$ or $Q=1$.
 2. (b) Specify how the *J* and *K* inputs affect the output of the flip-flop at each clock tick.
27. 5.27 Rewrite and verify the description of HDL [Example 5.5](#) by combining the state transitions and output into (a) one Verilog **always** block or (b) one VHDL **process**.

28. 5.28 Simulate the sequential circuit shown in [Fig. 5.17](#).

1. (a) Write the HDL description of the state diagram (i.e., behavioral model).
2. (b) Write the HDL description of the logic (circuit) diagram (i.e., a structural model).
3. (c) Write an HDL stimulus with a sequence of inputs: 00, 01, 11, 10. Verify that the response is the same for both descriptions.

29. 5.29 Write a behavioral description of the state machine described by the state diagram shown in [Fig. p5.19](#). Write a testbench and verify the functionality of the description.

30. 5.30 Draw the logic diagram for the sequential circuit described by the following HDL code:

1. (a) **Verilog**

```
always @ (posedge CLK)
begin
    E <= A | B;
    Q <= E & C;
end
```

2. (b) **VHDL**

```
process (CLK) begin
    if CLK'event and CLK = '1' then
        begin
            E <= A or B;
            Q <= E and C;
        end process;
    end process;
```

31. 5.31*

1. (a) How should the description in [Problem 5.30](#) (a) be written to have the same behavior when the assignments are made with=instead of with <= ?
2. (b) How should the description in [Problem 5.30](#) (b) be written to have the same behavior if A, B, C, D, and E are variables and the assignments are made with=instead of <= ?

32. 5.32 Using (a) an **initial** statement with a **begin . . . end** block write a Verilog description of the waveforms shown in [Fig. p5.32](#). Repeat using a **fork . . . join** block. (b) Write a VHDL process to describe the waveforms in [Fig. P5.32](#).




FIGURE P5.32

Waveforms for [Problem 5.32](#)

[Description](#)

33. 5.33 Explain why it is important that the stimulus signals in a testbench be synchronized to the *inactive* edge of the clock of the sequential circuit that is to be tested.
34. 5.34 Write and verify an HDL structural description of the machine having the circuit diagram (schematic) obtained in [Problem 5.2](#).
35. 5.35 Write and verify an HDL model of the sequential circuit described in [Problem 5.6](#).
36. 5.36 Write and verify an HDL structural description of the machine having the circuit diagram (schematic) shown in [Fig. p5.8](#).

37. 5.37 Write and verify HDL behavioral descriptions of the state machines shown in [Figs. 5.25](#) and [Fig. 5.26](#). Write a testbench to compare the state sequences and input–output behaviors of the two machines.
38. 5.38 Write and verify an HDL behavioral description of the machine described in [Problem 5.16](#).
39. 5.39 Write and verify a behavioral description of the machine specified in [Problem 5.17](#).
40. 5.40 Write and verify a behavioral description of the machine specified in [Problem 5.18](#).
41. 5.41 Write and verify a behavioral description of the machine specified in [Problem 5.19](#). (*Hint*: See the discussion of the **default** case item (Verilog) or the **others** case item (VHDL) preceding [HDL Example 4.8](#) in [Chapter 4](#).)
42. 5.42 Write and verify an HDL structural description of the circuit shown in [Fig. 5.29](#).
43. 5.43 Write and verify an HDL behavioral description of the three-bit binary counter in [Fig. 5.34](#).
44. 5.44 Write and verify an HDL behavioral model of a *D* flip-flop having asynchronous reset.
45. 5.45 Write and verify an HDL behavioral description of the sequence detector described in [Fig. 5.27](#).
46. 5.46 A synchronous finite state machine has an input *x_in* and an output *y_out*. When *x_in* changes from 0 to 1, the output *y_out* is to assert for three cycles, regardless of the value of *x_in*, and then de-assert for two cycles before the machine will respond to another assertion of *x_in*. The machine is to have active-low synchronous reset.
 1. (a) Draw the state diagram of the machine.
 2. (b) Write and verify a HDL model of the machine.

47. 5.47 Write a HDL model of a synchronous finite state machine whose output is the sequence 0, 2, 4, 6, 8 10, 12, 14, 0 The machine is controlled by a single input, *Run*, so that counting occurs while *Run* is asserted, suspends while *Run* is de-asserted, and resumes the count when *Run* is re-asserted. Clearly state any assumptions that you make.
48. 5.48 Write an HDL model of the Mealy FSM described by the state diagram in [Fig. P5.48](#). Develop a testbench and demonstrate that the machine state transitions and output correspond to its state diagram.




FIGURE P5.48

49. 5.49 Write an HDL model of the Moore FSM described by the state diagram in [Fig. P5.49](#). Develop a testbench and demonstrate that the machine's state transitions and output correspond to its state diagram.




FIGURE P5.49

50. 5.50 A synchronous Moore FSM has a single input, x_{in} , and a single output y_{out} . The machine is to monitor the input and remain in its reset state until a second sample of x_{in} is detected to be 1. Upon detecting the second assertion of x_{in} y_{out} is to assert and remain asserted until a fourth assertion of x_{in} is detected. When the fourth assertion of x_{in} is detected the machine is to return to its reset state and resume monitoring of x_{in} .

1. (a) Draw the state diagram of the machine.
2. (b) Write and verify an HDL model of the machine.

51. 5.51 Draw the state diagram of the machine described by the HDL model given below.

1. (a) **Verilog**

```

module Prob_5_51 (output reg y_out, input x_in, clk, reset_b)
parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
reg [1:0] state, next_state;
always @ (posedge clk, negedge reset_b) begin
    if (reset_b == 1'b0) state <= s0;
    else state <= next_state;
always @(state, x_in) begin
    y_out = 0;
    next_state = s0;
    case (state)
        s0: begin y_out = 0; if (x_in) next_state = s1; else
        s1: begin y_out = 0; if (x_in) next_state = s2; else
        s2: begin y_out = 1; if (x_in) next_state = s3; else
        s3: begin y_out = 1; if (x_in) next_state = s0; else
        default: next_state = s0;
    endcase
end
endmodule

```

2. (b) VHDL

```

entity Prob_5_51_vhdl is
    port (y_out: out std_Logic; clk, reset_b: in Std_Logic)
end Prob_5_51;

architecture Behavioral of Prob_5_51 is
    constant s0 = '00', s1 = '01', s2 = '10', s3 = '11';
    signal state, next_state: Std_Logic_Vector (1 downto 0);
    process (clk, reset_b) begin
        if reset_b'event and reset_b = '0' then state <= s0;
        else state <= next_state;
    end process;

    process (state, x_in) begin
        y_out <= 0;
        next_state <= s0;
        case state is
            when s0 => begin y_out <= 0; if x_in = '1' then next_state := s1; end if;
            when s1 => begin y_out <= 0; if x_in = '1' then next_state := s2; end if;
            when s2 => begin y_out <= 1; if x_in = '1' then next_state := s3; end if;
            when s3 => begin y_out <= 1; if x_in = '1' then next_state := s0; end if;
            when others => next_state = s0;
        end case;
    end process;
end Behavioral;

```

52. 5.52 Draw the state diagram of the machine described by the HDL model given below.

1. (a) **Verilog**

```

module Prob_5_52 (output reg y_out, input x_in, clk, reset_b)
  parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
  reg [1:0] state, next_state;
  always @ (posedge clk, negedge reset_b) begin
    if (reset_b == 1'b0) state <= s0;
    else state <= next_state;
  always @(state, x_in) begin
    y_out = 0;
    next_state = s0;
    case (state)
      s0: if x_in = 1 begin y_out = 0; if (x_in) next_state = s1; end;
      s1: if x_in = 1 begin y_out = 0; if (x_in) next_state = s2; end;
      s2: if x_in = 1 if (x_in) begin next_state = s3; y_out = 1; end;
      s3: if x_in = 1 begin y_out = 1; if (x_in) next_state = s0; end;
      default: next_state = s0;
    endcase
  end
endmodule

```

2. (b) **VHDL**

```

entity Prob_5_52_vhdl is
  port (y_out: out std_Logic; clk, reset_b: in Std_Logic)
end Prob_5_52;

architecture Behavioral of Prob_5_52 is
  constant s0 = '00', s1 = '01', s2 = '10', s3 = '11';
  signal state, next_state: Std_Logic_Vector (1 downto 0);
  process (clk, reset_b) begin
    if reset_b'event and reset_b = '0' then state <= s0;
    else state <= next_state;
  end process;

  process (state, x_in) begin
    y_out <= 0;
    next_state <= s0;
    case state is
      when s0 => begin y_out <= 0; if x_in = '1' then next_state <= s1; end;
      when s1 => begin y_out <= 0; if x_in = '1' then next_state <= s2; end;
      when s2 => if x_in = '1' then begin y_out <= 0; next_state <= s3; end;
      when s3 => begin y_out <= 1; if x_in = '1' then next_state <= s0; end;
      when others => next_state = s0;
    end case;
  end process;

```

end Behavioral;

53. 5.53 Draw a state diagram and write an HDL model of a Mealy synchronous state machine having a single input x_{in} and a single output y_{out} , such that y_{out} is asserted if the total number of 1's received is a multiple of 3.
54. 5.54 A synchronous Moore machine has two inputs x_1 and x_2 , and an output y_{out} . If both inputs have the same value, the output is asserted for one cycle; otherwise, the output is 0. Develop a state diagram and a write an HDL behavioral model of the machine. Demonstrate that the machine operates correctly.
55. 5.55 Develop the state diagram for a Mealy state machine that detects a sequence of three or more consecutive 1's in a string of bits coming through an input line.
56. 5.56 Using manual methods, obtain the logic diagram of a three-bit counter that counts in the sequence 0, 2, 4, 6, 0,
57. 5.57 Write and verify an HDL behavioral model of a three-bit counter described in [Problem 5.6](#) that counts in the sequence 0, 2, 4, 6, 0,
58. 5.58 Write and verify an HDL behavioral model of the ones counter designed in [Problem 5.55](#).
59. 5.59 Write and verify an HDL structural model of the three-bit counter described in [Problem 5.56](#).
60. 5.60 Write and verify an HDL behavioral model of a four-bit counter that counts in the sequence 0, 1, . . . , 9, 0, 1, 2,

REFERENCES

- 1. Bhasker, J. 1998. *Verilog HDL Synthesis*. Allentown, PA: Star Galaxy Press.
- 2. Ciletti, M. D. 1999. *Modeling, Synthesis, and Rapid Prototyping with Verilog HDL*. Upper Saddle River, NJ: Prentice Hall.
- 3. Dietmeyer, D. L. 1988. *Logic Design of Digital Systems*, 3rd ed., Boston: Allyn Bacon.
- 4. Hayes, J. P. 1993. *Introduction to Digital Logic Design*. Reading, MA: Addison-Wesley.
- 5. Katz, R. H. 2005. *Contemporary Logic Design*. Upper Saddle River, NJ: Prentice Hall.
- 6. Mano, M. M. and C. R. Kime. 2015. *Logic and Computer Design Fundamentals & Xilinx 6.3 Student Edition*, 5th ed., Upper Saddle River, NJ: Full Arc Press.
- 7. Nelson, V. P., H. T. Nagle, J. D. Irwin, and B. D. Carroll. 1995. *Digital Logic Circuit Analysis and Design*. Englewood Cliffs, NJ: Prentice Hall.
- 8. Readler, B. 2014. *VHDL by Example*. Upper Saddle River, NJ: Pearson.
- 9. Roth, C. H. 2009. *Fundamentals of Logic Design*, 6th ed., St. Paul, MN: Brooks/Cole.
- 10. Short, K.L. 2008. *VHDL for Engineers*. Upper Saddle River, NJ: Pearson.
- 11. Thomas, D. E. and P. R. Moorby. 2002. *The Verilog Hardware Description Language*, 6th ed., Boston: Kluwer Academic Publishers.
- 12. Wakerly, J. F. 2006. *Digital Design: Principles and Practices*, 4th ed., Upper Saddle River, NJ: Prentice Hall.

WEB SEARCH TOPICS

- Asynchronous state machine
- Binary counter
- *D*-type flip-flop
- Finite state machine
- *JK*-type flip-flop
- Logic design
- Mealy state machine
- Moore state machine
- One-hot/cold codes
- State diagram
- Synchronous state machine
- SystemVerilog
- Toggle flip-flop
- Verilog
- VHDL

Chapter 6 Registers and Counters

CHAPTER OBJECTIVES

1. Understand the use, functionality, and modes of operation of registers, shift registers, and universal shift registers.
2. Know how to properly create the effect of a gated clock.
3. Understand the structure and functionality of a serial adder circuit.
4. Understand the behavior of a (a) ripple counter, (b) synchronous counter, (c) ring counter, and (d) Johnson counter.
5. Be able to write structural and behavioral HDL models of registers, shift registers, universal shift registers, and counters.

6.1 REGISTERS

A clocked sequential circuit consists of a group of flip-flops and combinational gates. The flip-flops are essential because, in their absence, the circuit reduces to a purely combinational circuit (provided that there is no feedback among the gates). A circuit with flip-flops is considered a sequential circuit even in the absence of combinational gates. Circuits that include flip-flops are usually classified by the function they perform rather than by the name of the sequential circuit. Two such circuits are registers and counters.

A *register* is a group of flip-flops, each one of which shares a common clock and is capable of storing one bit of information. An n -bit register consists of a group of n flip-flops capable of storing n bits of binary information. In addition to the flip-flops, a register may have combinational gates that perform certain data-processing tasks. In its broadest definition, a register consists of a group of flip-flops together with gates that affect their operation. The flip-flops hold the binary information, and the gates determine how the information is transferred into the register.

A *counter* is essentially a register that goes through a predetermined sequence of binary states. The gates in the counter are connected in such a way as to produce the prescribed sequence of states. Although counters are a special type of register, it is common to differentiate them by giving them a different name.

Various types of registers are available commercially. The simplest register is one that consists of only flip-flops, without any gates. [Figure 6.1](#) shows such a register constructed with four D -type flip-flops to form a four-bit data storage register. The common clock input triggers all flip-flops on the positive edge of each pulse, and the binary data available at the four inputs are transferred simultaneously into the register. The value of (I_3, I_2, I_1, I_0) immediately before the clock edge determines the value of (A_3, A_2, A_1, A_0) after the clock edge. The four outputs can be sampled at any time to obtain the binary information stored in the register.¹ The input *Clear_b* goes to the active-low R (reset) input of all four flip-flops. When this input goes to 0, all flip-flops are reset asynchronously, that is,

independently of the clock. The *Clear_b* input is useful for clearing the register to all 0's prior to its clocked operation. The *R* inputs must be maintained at logic 1 (i.e., de-asserted) during normal clocked operation. Note that, depending on the flip-flop, either of the labels *Clear*, *Clear_b*, *reset*, or *reset_b* can be used to indicate the transfer of the register to an all 0's state.

¹ In practice, the outputs are sampled only when they are stable.




FIGURE 6.1

Four-bit register

Register with Parallel Load

Registers with parallel load are a fundamental building block in digital systems. It is important that you have a thorough understanding of their behavior. Synchronous digital systems have a master clock generator that supplies a continuous train of clock pulses. The pulses are applied simultaneously to all flip-flops and registers in the system. The master clock acts like a drum that supplies a constant beat to all parts of the system. A separate control signal must be used to decide which register operation will execute at each clock pulse. The transfer of new information into a register is referred to as *loading* or *updating* the register. If all the bits of the register are loaded simultaneously with a common clock pulse, we say that the loading is done *in parallel*. A clock edge applied to the *C* inputs of the register of [Fig. 6.1](#) will load all four inputs in parallel. In this configuration, if the contents of the register must be left unchanged, the inputs must be held constant or the clock must be inhibited from the circuit. In the first case, the data bus driving the register would be unavailable for other traffic. In the second case, the clock can be inhibited from reaching the register by controlling the clock input signal with an enabling gate. However, inserting gates into the clock path is ill-advised because it means that logic is performed with clock pulses. The insertion of logic gates in the path of the clock signal produces uneven propagation delays between the master clock and the inputs of flip-flops. To fully synchronize the system, we must ensure that all clock pulses arrive at the same time anywhere in the system, so that all flip-flops trigger simultaneously. Performing logic with clock pulses inserts variable delays and may cause the system to go out of synchronism. For this reason, it is advisable to control the operation of the register with the *D* inputs, rather than controlling the clock in the *C* inputs of the flip-flops. This creates the effect of a gated clock, but without affecting the clock path of the circuit.

A four-bit data-storage register with a load control input that is directed through gates and into the *D* inputs of the flip-flops is shown in [Fig. 6.2](#).

The additional gates implement a two-channel mux whose output drives the input to the register with either the data bus or the output of the register. The *load* input to the register determines the action to be taken with each clock pulse. When the *load* input is 1, the data at the four external inputs are transferred into the register with the next positive edge of the clock. When the *load* input is 0, the outputs of the flip-flops are connected to their respective inputs. The feedback connection from output to input is necessary because a *D* flip-flop does not have a “no change” condition. With each clock edge, the *D* input determines the next state of the register. To leave the output unchanged, it is necessary to make the *D* input equal to the present value of the output (i.e., the output recirculates to the input at each clock pulse). The clock pulses are applied to the *C* inputs without interruption, and the propagation delay of the clock path is unaffected. The load input determines whether the next pulse will accept new information or leave the information in the register intact. In effect, what is commonly referred to as “clock gating” is achieved by gating the datapath of the register. The transfer of information from the data inputs or the outputs of the register is done simultaneously with all four bits in response to a clock edge.




FIGURE 6.2

Four-bit register with parallel load

Description

6.2 SHIFT REGISTERS

A register capable of shifting the binary information held in each cell to its neighboring cell, in a selected direction, is called a *shift register*. The logical configuration of a shift register consists of a chain of flip-flops in cascade, with the output of one flip-flop connected to the data input of the next flip-flop. All flip-flops receive common clock pulses, which activate the shift of data from one stage to the next.

The simplest possible shift register is one that uses only flip-flops, as shown in [Fig. 6.3](#). The output of a given flip-flop is connected to the *D* input of the flip-flop at its right. This shift register is unidirectional (left-to-right). Each clock pulse shifts the contents of the register one bit position to the right. The configuration does not support a left shift. The *serial input* determines what goes into the leftmost flip-flop during the shift. The *serial output* is taken from the output of the rightmost flip-flop. Sometimes it is necessary to control the shift so that it occurs only with certain pulses, but not with others. As with the data register discussed in the previous section, the action of the clock signal can be suppressed by gating the data transfer, achieving the effect of gating the clock, and preventing the register from shifting. This scheme leaves the clock path unchanged, but recirculates the output of each register cell back through a two-channel mux whose output is connected to the input of the cell. When the clock action is not suppressed, the other channel of the mux provides a datapath to the cell.




FIGURE 6.3

Four-bit shift register

[Description](#)

It will be shown later that the shift operation can be controlled through the *D* inputs of the flip-flops rather than through the clock input. If, however, the shift register of [Fig. 6.3](#) is used, the shift can be controlled with an input by connecting the clock through an AND gate. This is not a preferred practice because it can lead to timing problems. Note that the simplified schematics ([Fig. 6.2](#), [6.3](#)) do not show a reset signal, but such a signal is required in practical designs.

Practice Exercise 6.1

Objective: Draw the logic diagram of a circuit that suspends the clock action of a D flip-flop without gating its clock. Describe the behavior of the circuit.

Answer:




FIGURE PE 6.1

If *Data_gate* is 0, *Data* is transferred to *Q* with each active edge of *clock*. If *Data_gate* is 1, the value of *Q* is recirculated through the mux-flip-flop path, with the effect that *clock* appears to be suspended.

Serial Transfer

The datapath of a digital system is said to operate in serial mode when information is transferred and manipulated one bit at a time. Information is transferred one bit at a time by shifting the bits out of the source register and into the destination register. This type of transfer is in contrast to parallel transfer, whereby all the bits of the register are transferred at the same time.

The serial transfer of information from register *A* to register *B* is done with shift registers, as shown in the block diagram of [Fig. 6.4\(a\)](#). The serial output (*SO*) of register *A* is connected to the serial input (*SI*) of register *B*. To prevent the loss of information stored in the source register, the information in register *A* is made to circulate by connecting the serial output to its serial input. The initial content of register *B* is shifted out through its serial output and is lost unless it is transferred to a third shift register. The shift control input determines when and how many times the registers are shifted. For illustration here, this is done with an AND gate that allows clock pulses to pass into the *CLK* terminals only when the shift control is active. (This practice can be problematic because it may compromise the clock path of the circuit, as discussed earlier.)





FIGURE 6.4

Serial transfer from register A to register B

Description

Suppose the shift registers in [Fig. 6.4](#) have four bits each. Then the control unit that supervises the transfer of data must be designed in such a way that it enables the shift registers, through the shift control signal, for a fixed time of four clock pulses in order to pass an entire word. This design is shown in the timing diagram of [Fig. 6.4\(b\)](#). The shift control signal is synchronized with the clock and changes value just after the negative edge of the clock. The next four clock pulses find the shift control signal in the active state, so the output of the AND gate connected to the CLK inputs produces four pulses: T_1 , T_2 , T_3 , and T_4 . Each rising edge of the pulse

causes a shift in both registers. The fourth pulse changes the shift control to 0, and the shift registers are disabled.

Assume that the binary content of shift register *A* before the shift is 1011 and that of shift register *B* is 0010. The serial transfer from *A* to *B* occurs in four steps, as shown in [Table 6.1](#). With the first pulse, T1, the rightmost bit of *A* is shifted into the leftmost bit of *B* and is also circulated into the leftmost position of *A*. At the same time, all bits of *A* and *B* are shifted one position to the right. The previous serial output from *B* in the rightmost position is lost, and its value changes from 0 to 1. The next three pulses perform identical operations, shifting the bits of *A* into *B*, one at a time. After the fourth shift, the shift control goes to 0, and registers *A* and *B* both have the value 1011. Thus, the contents of *A* are copied into *B* so that the contents of *A* remain unchanged, that is, the contents of *A* are restored to their original value.

Table 6.1 *Serial-Transfer Example*

Timing Pulse Shift Register *A* Shift Register *B*

Initial value	1	0	1	1	0	0	1	0
After T1	1	1	0	1	1	0	0	1
After T2	1	1	1	0	1	1	0	0
After T3	0	1	1	1	0	1	1	0
After T4	1	0	1	1	1	0	1	1

The difference between the serial and the parallel mode of operation should be apparent from this example. In the parallel mode, information is available from all bits of a register and all bits can be transferred simultaneously during one clock pulse. In the serial mode, the registers have a single serial input and a single serial output. The information is transferred one bit at a time while the registers are shifted in the same direction.

Serial Addition

Operations in digital computers are usually done in parallel because that is a faster mode of operation. Serial operations are slower because a datapath operation takes several clock cycles, but serial operations have the advantage of requiring fewer hardware components. In VLSI circuits, they require less silicon area on a chip and consume less power. To demonstrate the serial mode of operation, we present the design of a serial adder. The parallel counterpart was presented in [Section 4.5](#).

The two binary numbers to be added serially are stored in two shift registers. Beginning with the least significant pair of bits, the circuit adds one pair at a time through a single full-adder (FA) circuit, as shown in [Fig. 6.5](#). The carry out of the full adder is transferred to a *D* flip-flop, the output of which is then used as the carry input for adding the next pair of significant bits. The sum bit from the *S* output of the full adder could be transferred into a third shift register. By shifting the sum into *A* while the bits of *A* are shifted out, it is possible to use one register for storing both the augend and the sum bits. The serial input of register *B* can be used to transfer a new binary number while the addend bits are shifted out during the addition.




FIGURE 6.5

Serial adder

Description

The operation of the serial adder is as follows: Initially, register A holds the augend, register B holds the addend, and the carry flip-flop is cleared to 0. The outputs (SO) of A and B provide a pair of significant bits for the full adder at x and y. Output Q of the flip-flop provides the input carry at z. The shift control enables both registers and the carry flip-flop, so at the next clock pulse, both registers are shifted once to the right, the sum bit from S enters the leftmost flip-flop of A, and the output carry is transferred into flip-flop Q. The shift control enables the registers for a number of clock pulses equal to the number of bits in the registers. For each succeeding clock pulse, a new sum bit is transferred to A, a new carry is transferred to Q, and both registers are shifted once to the right. This

process continues until the shift control is disabled. Thus, the addition is accomplished by passing each pair of bits together with the previous carry through a single full-adder circuit and transferring the sum, one bit at a time, into register *A*.

Initially, register *A* and the carry flip-flop are cleared to 0, and then the first number is added from *B*. While *B* is shifted through the full adder, a second number is transferred to it through its serial input. The second number is then added to the contents of register *A*, while a third number is transferred serially into register *B*. This can be repeated to perform the addition of two, three, or more four-bit numbers and accumulate their sum in register *A*.

Comparing the serial adder with the parallel adder described in [Section 4.5](#), we note several differences. The parallel adder uses registers with a parallel load, whereas the serial adder uses shift registers. The number of full-adder circuits in the parallel adder is equal to the number of bits in the binary numbers, whereas the serial adder requires only one full-adder circuit and a carry flip-flop. Excluding the registers, the parallel adder is a combinational circuit, whereas the serial adder is a sequential circuit, which consists of a full adder and a flip-flop that stores the output carry. This design is typical in serial operations because the result of a bit-time operation may depend not only on the present inputs but also on previous inputs that must be stored in flip-flops.

To show that serial operations can be designed by means of sequential circuit procedure, we will redesign the serial adder with the use of a state table. First, we assume that two shift registers are available to store the binary numbers to be added serially. The serial outputs from the registers are designated by *x* and *y*. The sequential circuit to be designed will not include the shift registers, but they will be inserted later to show the complete circuit. The sequential circuit proper has the two inputs, *x* and *y*, that provide a pair of significant bits, an output *S* that generates the sum bit, and flip-flop *Q* for storing the carry. The state table that specifies the sequential circuit is listed in [Table 6.2](#). The present state of *Q* is the present value of the carry. The present carry in *Q* is added together with inputs *x* and *y* to produce the sum bit in output *S*. The next state of *Q* is equal to the output carry. Note that the state table entries are identical to the entries in a full-adder truth table, except that the input carry is now the present state of *Q* and the output carry is now the next state of *Q*.

Table 6.2 *State Table for Serial Adder*

Present State Inputs Next State Output Flip-Flop Inputs

Q	x	y	Q	S	JQ	KQ
0	0	0	0	0	0	X
0	0	1	0	1	0	X
0	1	0	0	1	0	X
0	1	1	1	0	1	X
1	0	0	0	1	X	1
1	0	1	1	0	X	0
1	1	0	1	0	X	0
1	1	1	1	1	X	0

If a D flip-flop is used for holding Q , the circuit reduces to the one shown in [Fig. 6.5](#). If a JK flip-flop is used for Q , it is necessary to determine the values of inputs J and K by referring to the excitation table ([Table 5.12](#)). This is done in the last two columns of [Table 6.2](#). The two flip-flop input

equations and the output equation can be simplified by means of maps to

$$J\ Q = xy\ K\ Q = x' y' = (x + y)' \ S = x \oplus y \oplus Q$$

The circuit diagram is shown in [Fig. 6.6](#). The circuit consists of three gates and a JK flip-flop. The two shift registers are included in the diagram to show the complete serial adder. Note that output S is a function not only of x and y , but also of the present state of Q . The next state of Q is a function of the present state of Q and of the values of x and y that come out of the serial outputs of the shift registers.




FIGURE 6.6

Second form of serial adder

[Description](#)

Practice Exercise 6.2

1. Explain why a serial adder is a sequential circuit.

Answer: The circuit uses a flip-flop.

Universal Shift Register

If the flip-flop outputs of a shift register are accessible, then information entered serially by shifting can be taken out in parallel from the outputs of the flip-flops. If a parallel load capability is added to a shift register, then data entered in parallel can be taken out in serial fashion by shifting the data stored in the register.

Some shift registers provide the necessary input and output terminals for parallel transfer. They may also have both shift-right and shift-left capabilities. The most general shift register has the following capabilities:

1. A *clear* control to clear the register to 0.
2. A *clock* input to synchronize the operations.
3. A *shift-right* control to enable the shift-right operation and the *serial input* and *output* lines associated with the shift right.
4. A *shift-left* control to enable the shift-left operation and the *serial input* and *output* lines associated with the shift left.
5. A *parallel-load* control to enable a parallel transfer and the n input lines associated with the parallel transfer.
6. n parallel output lines.
7. A control state that leaves the information in the register unchanged in response to the clock.

Other shift registers may have only some of the preceding functions, with at least one shift operation. A register capable of shifting in one direction only is a *unidirectional* shift register. One that can shift in both directions is a *bidirectional* shift register. If the register can shift in both directions and has parallel-load capabilities, it is referred to as a *universal shift register*.

The block diagram symbol and the circuit diagram of a four-bit universal

shift register that has all the capabilities just listed are shown in [Fig. 6.7](#). The circuit consists of four *D* flip-flops and four multiplexers. The four multiplexers have two common selection inputs *s1* and *s0*. Input 0 in each multiplexer is selected when *s1s0*=00, input 1 is selected when *s1s0*=01, and similarly for the other two inputs. The selection inputs control the mode of operation of the register according to the function entries in [Table 6.3](#). When *s1s0*=00, the present value of the register is applied to the *D* inputs of the flip-flops. This condition forms a path from the output of each flip-flop into the input of the same flip-flop so that the output *recirculates* to the input in this mode of operation, creating the effect of a suspended clock. The next clock edge transfers into each flip-flop the binary value it held previously, and no change of state occurs. For example, when *s1s0*=01, terminal 1 of the multiplexer inputs has a path to the *D* inputs of the flip-flops. This causes a shift-right operation, with the serial input transferred into flip-flop A3. When *s1s0*=10, a shift-left operation results, with the other serial input going into flip-flop A0. Finally, when *s1s0*=11, the binary information on the parallel input lines is transferred into the register simultaneously during the next clock edge. Note that data enters *MSB_in* for a shift-right operation and enters *LSB_in* for a shift-left operation. *Clear_b* is an active-low signal that clears all of the flip-flops asynchronously.

Table 6.3 *Function Table for the Register of [Fig. 6.7](#)*

Mode Control

s1	s0	Register Operation
0	0	No change
0	1	Shift right

1	0	Shift left
1	1	Parallel load





FIGURE 6.7

Four-bit universal shift register

[Description](#)

Shift registers are often used to interface digital systems situated remotely from each other. For example, suppose it is necessary to transmit an n -bit quantity between two points. If the distance is far, it will be expensive to use n lines to transmit the n bits in parallel. It is more economical to use a single line and transmit the information serially, one bit at a time. The transmitter accepts the n -bit data in parallel into a shift register and then transmits the data serially along the common line. The receiver accepts the data serially into a shift register. When all n bits are received, they can be taken from the outputs of the register in parallel. Thus, the transmitter performs a parallel-to-serial conversion of data and the receiver does a serial-to-parallel conversion.

6.3 RIPPLE COUNTERS

A register that goes through a prescribed sequence of states upon the application of input pulses is called a *counter*. The input pulses may be clock pulses, or they may originate from some external source and may occur at a fixed interval of time or at random. The sequence of states may follow the binary number sequence or any other sequence of states. A counter that follows the binary number sequence is called a *binary counter*. An n -bit binary counter consists of n flip-flops and can count in binary from 0 through $2^n - 1$.


Counters are available in two categories: *ripple* counters and *synchronous* counters. In a ripple counter, a flip-flop output transition serves as a source for triggering other flip-flops. In other words, the *clock* input of some or all flip-flops are triggered, not by the common clock pulses, but rather by the transition that occurs in other flip-flop outputs. In a synchronous counter, the *clock* inputs of all flip-flops receive the common clock. Synchronous counters are presented in the next two sections. First, we present the binary and BCD ripple counters and explain their operation.

Binary Ripple Counter


A binary ripple counter consists of a series connection of complementing flip-flops, with the output of each flip-flop connected to the C input of the next higher order flip-flop. The flip-flop holding the least significant bit receives the incoming count pulses. A complementing flip-flop can be obtained from a JK flip-flop with the J and K inputs tied together or from a T flip-flop. A third possibility is to use a D flip-flop with the complement output connected to the D input. In this way, the D input is always the complement of the present state, and the next clock pulse will cause the flip-flop to complement.

The logic diagram of two 4-bit binary ripple counters is shown in [Fig. 6.8](#). The counter is constructed with complementing flip-flops of the T type in part (a) and D type in part (b). The output of each flip-flop is connected to the *clock* input of the next flip-flop in sequence. The flip-flop holding the

least significant bit receives the incoming count pulses. The T inputs of all the flip-flops in (a) are connected to a permanent logic 1, making each flip-flop complement if the signal in its *clock* input goes through a negative transition. The bubble in front of the dynamic indicator symbol next to *clock* indicates that the flip-flops respond to the negative-edge transition of the input. The negative transition occurs when the output of the previous flip-flop to which *the clock* is connected goes from 1 to 0.



(a) With T flip-flops



(b) With D flip-flops

FIGURE 6.8

Four-bit binary ripple counter

Description

To understand the operation of the four-bit binary ripple counter, refer to the first nine binary numbers listed in [Table 6.4](#). The count starts with binary 0 and increments by 1 with each count pulse input. After the count of 15, the counter goes back to 0 to repeat the count. The least significant bit, A0, is complemented with each count pulse input. Every time that A0 goes from 1 to 0, it complements A1. Every time that A1 goes from 1 to 0, it complements A2. Every time that A2 goes from 1 to 0, it complements A3 and so on for any other higher order bits of a ripple counter. For example, consider the transition from count 0011 to 0100. A0 is complemented with the count pulse. Since A0 goes from 1 to 0, it triggers A1 and complements it. As a result, A1 goes from 1 to 0, which in turn complements A2, changing it from 0 to 1. A2 does not trigger A3, because A2 produces a positive transition and the flip-flop responds only to negative transitions. Thus, the count from 0011 to 0100 is achieved by changing the bits one at a time, so the count goes from 0011 to 0010, then to 0000, and finally to 0100. The flip-flops change one at a time in succession, and the signal propagates through the counter in a ripple fashion from one stage to the next.

Table 6.4 *Binary Count Sequence*

A3 A2 A1 A0

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

A binary counter with a reverse count is called a *binary countdown counter*. In a countdown counter, the binary count is decremented by 1 with every input count pulse. The count of a four-bit countdown counter starts from binary 15 and continues to binary counts 14, 13, 12, ..., 0 and then back to 15. A list of the count sequence of a binary countdown counter shows that the least significant bit is complemented with every count pulse. Any other bit in the sequence is complemented if its previous least significant bit goes from 0 to 1. Therefore, the diagram of a binary countdown counter looks the same as the binary ripple counter in [Fig. 6.8](#), provided that all flip-flops trigger on the positive edge of the clock. (The bubble in the *C* inputs must be absent.) If negative-edge-triggered flip-flops are used, then the *C* input of each flip-flop must be connected to the complemented output of the previous flip-flop. Then, when the true output goes from 0 to 1, the complement will go from 1 to 0 and complement the next flip-flop as required.

BCD Ripple Counter

A decimal counter follows a sequence of 10 states and returns to 0 after the count of 9. Such a counter must have at least four flip-flops to represent each decimal digit, since a decimal digit is represented by a binary code with at least four bits. The sequence of states in a decimal counter is dictated by the binary code used to represent a decimal digit. If the BCD code is used, the sequence of states is as shown in the state diagram of [Fig. 6.9](#). A decimal counter is similar to a binary counter, except that the state after 1001 (the code for decimal digit 9) is 0000 (the code for decimal digit 0).




FIGURE 6.9

State diagram of a decimal BCD counter

The logic diagram of a BCD ripple counter using *JK* flip-flops is shown in [Fig. 6.10](#). The four outputs are designated by the letter symbol *Q*, with a numeric subscript equal to the binary weight of the corresponding bit in the BCD code. Note that the output of *Q*₁ is applied to the *C* inputs of both *Q*₂ and *Q*₈ and the output of *Q*₂ is applied to the *C* input of *Q*₄. The *J* and *K* inputs are connected either to a permanent 1 signal or to outputs of other flip-flops.




FIGURE 6.10

BCD ripple counter

[Description](#)

A ripple counter is an asynchronous sequential circuit. Its state changes are not synchronized to a common clock. Signals that affect the flip-flop transition depend on the way they change from 1 to 0. The operation of the counter can be explained by a list of conditions for flip-flop transitions. These conditions are derived from the logic diagram and from knowledge of how a *JK* flip-flop operates. Remember that when the *C* input goes from 1 to 0, the flip-flop is set if $J=1$, $K=0$, is cleared if $J=0$ and $K=1$, is complemented if $J=K=1$, and is left unchanged if $J=K=0$.

To verify that these conditions result in the sequence required by a BCD ripple counter, it is necessary to verify that the flip-flop transitions indeed follow a sequence of states as specified by the state diagram of [Fig. 6.9](#). Q_1 changes state after each clock pulse. Q_2 complements every time Q_1 goes from 1 to 0, as long as $Q_8=0$. When Q_8 becomes 1, Q_2 remains at 0. Q_4 complements every time Q_2 goes from 1 to 0. Q_8 remains at 0 as long as Q_2 or Q_4 is 0. When both Q_2 and Q_4 become 1, Q_8 complements when Q_1 goes from 1 to 0. Q_8 is cleared on the next 1-to-0 transition of Q_1 .

The BCD counter of [Fig. 6.10](#) is a *decade* counter, since it counts from 0 to 9. To count in decimal from 0 to 99, we need a two-decade counter. To count from 0 to 999, we need a three-decade counter. Multiple decade counters can be constructed by connecting BCD counters in cascade, one for each decade. A three-decade counter is shown in [Fig. 6.11](#). The inputs to the second and third decades come from Q_8 of the previous decade. When Q_8 in one decade goes from 1 to 0, it triggers the count for the next higher order decade while its own decade goes from 9 to 0.




FIGURE 6.11

Block diagram of a three-decade decimal BCD counter

[Description](#)

6.4 SYNCHRONOUS COUNTERS

Synchronous counters are different from ripple counters in that clock pulses are applied to the inputs of all flip-flops. A common clock triggers all flip-flops simultaneously, rather than one at a time in succession as in a ripple counter. The decision whether a flip-flop is to be complemented is determined from the values of the data inputs, such as T or J and K at the time of the clock edge. If $T=0$ or $J=K=0$, the flip-flop does not change state. If $T=1$ or $J=K=1$, the flip-flop complements.

The design procedure for synchronous counters was presented in [Section 5.8](#), and the design of a three-bit binary counter was carried out in conjunction with [Fig. 5.32](#). In this section, we present some typical synchronous counters and explain their operation.

Binary Counter

The design of a synchronous binary counter is so simple that there is no need to go through a sequential logic design process. In a synchronous binary counter, the flip-flop in the least significant position is complemented with every pulse. *A flip-flop in any other position is complemented when all the bits in the lower significant positions are equal to 1.* For example, if the present state of a four-bit counter is $A_3A_2A_1A_0=0011$, the next count is 0100. A_0 is always complemented. A_1 is complemented because the present state of $A_0=1$. A_2 is complemented because the present state of $A_1A_0=11$. However, A_3 is not complemented, because the present state of $A_2A_1A_0=011$, which does not give an all-1's condition.

Synchronous binary counters have a regular pattern of hardware elements and can be constructed with complementing flip-flops and gates. The regular pattern can be seen from the four-bit counter depicted in [Fig. 6.12](#). The C (clock) inputs of all flip-flops are connected to a common clock. The counter is enabled by *Count_enable*. If the enable input is 0, all J and

K inputs are equal to 0 and the clock does not change the state of the counter. The first stage, A_0 , has its J and K inputs equal to 1 if the counter is enabled. The other J and K inputs are equal to 1 only if all previous least significant stages are equal to 1 and the count is enabled. The chain of AND gates generates the required logic for the J and K inputs in each stage. The counter can be extended to any number of stages, with each stage having an additional flip-flop and an AND gate that gives an output of 1 only if all previous flip-flop outputs are 1.




FIGURE 6.12

Four-bit synchronous binary counter

[Description](#)

Note that the flip-flops trigger on the positive edge of the clock. The polarity of the clock is not essential here, but it is with the ripple counter. The synchronous counter can be triggered with either the positive or the negative clock edge. The complementing flip-flops in a binary counter can be of either the *JK* type, the *T* type, or the *D* type with XOR gates. The equivalency of the three types is indicated in [Fig. 5.13](#).

Up–Down Binary Counter

A synchronous countdown binary counter goes through the binary states in reverse order, from 1111 down to 0000 and back to 1111 to repeat the count. It is possible to design a countdown counter in the usual manner, but the result is predictable by inspection of the downward binary count. The bit in the least significant position is complemented with each pulse. *A bit in any other position is complemented if all lower significant bits are equal to 0.* For example, the next state after the present state of 0100 is 0011. The least significant bit is always complemented. The second significant bit is complemented because the first bit is 0. The third significant bit is complemented because the first two bits are equal to 0. But the fourth bit does not change, because not all lower significant bits are equal to 0.

A countdown binary counter can be constructed as shown in [Fig. 6.12](#), except that the inputs to the AND gates must come from the complemented outputs, instead of the normal outputs, of the previous flip-flops. The two operations can be combined in one circuit to form a counter capable of counting either up or down. The circuit of an up–down binary counter using *T* flip-flops is shown in [Fig. 6.13](#). It has an up control input and a down control input. When the *up* input is 1, the circuit counts up, since the *T* inputs receive their signals from the values of the previous normal outputs of the flip-flops. When the *down* input is 1 and the *up* input

is 0, the circuit counts down, since the complemented outputs of the previous flip-flops are applied to the T inputs. When the *up* and *down* inputs are both 0, the circuit does not change state and remains in the same count. When the *up* and *down* inputs are both 1, the circuit counts up. This set of conditions ensures that only one operation is performed at any given time. Note that the *up* input has priority over the *down* input.




FIGURE 6.13

Four-bit up–down binary counter

[Description](#)

BCD Counter

A BCD counter counts in binary-coded decimal from 0000 to 1001 and back to 0000. Because of the return to 0 after a count of 9, a BCD counter does not have a regular pattern, unlike a straight binary count. To derive the circuit of a BCD synchronous counter, it is necessary to go through a sequential circuit design procedure.

The state table of a BCD counter is listed in [Table 6.5](#). The input conditions for the *T* flip-flops are obtained from the present- and next-state conditions. Also shown in the table is an output *y*, which is equal to 1 when the present state is 1001. In this way, *y* can enable the count of the next-higher significant decade while the same pulse switches the present decade from 1001 to 0000.

Table 6.5 *State Table for BCD Counter*

Present State				Next State				Output	Flip-Flop Inputs			
Q8	Q4	Q2	Q1	Q8	Q4	Q2	Q1	<i>y</i>	TQ8	TQ4	TQ2	TQ1
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	1	0	0	0	0	1	1

0	0	1	0	0	0	1	1	0	0	0	0	1
0	0	1	1	0	1	0	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	0	1
0	1	0	1	0	1	1	0	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	0	1
0	1	1	1	1	0	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	0	1
1	0	0	1	0	0	0	0	1	1	0	0	1


The flip-flop input equations can be simplified by means of maps. The unused states for minterms 10 to 15 are taken as don't-care terms. The simplified functions are

$$TQ1 = 1 \quad TQ2 = Q' \quad TQ4 = Q2Q1 \quad TQ8 = Q8Q1 + Q4Q2Q1 \quad y = Q8Q1$$


The circuit can easily be drawn with four *T* flip-flops, five AND gates, and one OR gate. Synchronous BCD counters can be cascaded to form a counter for decimal numbers of any length. The cascading is done as in [Fig. 6.11](#), except that output *y* must be connected to the *count* input of the next-higher significant decade.

Binary Counter with Parallel Load

Counters employed in digital systems quite often require a parallel-load capability for transferring an initial binary number into the counter prior to the count operation. [Figure 6.14](#) shows the top-level block diagram symbol and the logic diagram of a four-bit register that has a parallel load capability and can operate as a binary counter. When equal to 1, the input *Load* disables the count operation and causes a transfer of data from the four data inputs into the four flip-flops. If inputs *Load* and *Count* are both 0, clock pulses do not change the state of the register (because *J* and *K* are also both 0).



(a)



(b)

FIGURE 6.14

Four-bit binary counter with parallel load

[Description](#)

The carry output becomes a 1 if all the flip-flops are equal to 1 while *Count* is enabled (i.e., *Count*=1 and *Load*=0). This is the condition for complementing the flip-flop that holds the next significant bit. The carry output is useful for expanding the counter to more than four bits. The speed of the counter is increased when the carry is generated directly from the outputs of all four flip-flops, because the delay to generate the carry bit is reduced. In going from state 1111 to 0000, only one gate delay occurs, whereas four gate delays occur in the AND gate chain shown in [Fig. 6.12](#). Similarly, in the faster counter the output of each flip-flop is directed to an AND gate that receives all previous flip-flop outputs directly instead of connecting the AND gates in a chain.

The operation of the counter is summarized in [Table 6.6](#). The four control inputs—*Clear_b*, *CLK*, *Load*, and *Count*—determine the next state. The *Clear_b* input is active-low, asynchronous and, when equal to 0, causes the counter to be cleared regardless of the presence of clock pulses or other inputs. This relationship is indicated in the table by the X entries in the first row of the table, which symbolize don't-care conditions for the other inputs. The *Clear_b* input must be 1 (de-asserted) for all other operations. With the *Load* and *Count* inputs both at 0, the outputs do not change, even when clock pulses are applied. A *Load* input of 1 causes a transfer from inputs I0–I3 into the register during a positive edge of *CLK* (i.e., the load action is synchronous). The input data are loaded into the register regardless of the value of the *Count* input, because the *Count* input is inhibited when the *Load* input is enabled. The *Load* input must be 0 for the *Count* input to control the operation of the counter.

Table 6.6 *Function Table for the Counter of [Fig. 6.14](#)*

Clear_b	CLK	Load	Count	Function
0	X	X	X	Clear to 0
1	↑	1	X	Load inputs
1	↑	0	1	Count next binary state
1	↑	0	0	No change

A counter with a parallel load can be used to generate any desired count sequence. [Figure 6.15](#) shows two ways in which a counter with a parallel load is used to generate the BCD count. In each case, the *Count* control is set to 1 to enable the count through the *CLK* input. Also, recall that the *Load* control inhibits the count and that the active-low clear action is independent of other control inputs.

The AND gate in [Fig. 6.15\(a\)](#) detects the occurrence of state 1001(910). At this count *Load* is asserted and 0s are loaded into the register at the next active edge of *CLK*, effectively clearing the counter. Then the *Clear_b* input is set to 1 and the *Count* input is set to 1, so the counter is active at all times. As long as the output of the AND gate is 0, each positive-edge clock increments the counter by 1. When the output reaches the count of 1001, both A0 and A3 become 1, making the output of the AND gate equal to 1. This condition asserts the *Load* input; therefore, on the next clock edge the register does not count, but is loaded from its four inputs. Since all four inputs are connected to logic 0, an all-0's value is loaded into the register following the count of 1001. Thus, the circuit goes through the count from 0000(010) through 1001(910) and back to 0000(010), as is required in a BCD counter.




FIGURE 6.15

Two ways to achieve a BCD counter using a counter with parallel load

[Description](#)

In the alternative counter shown in [Fig. 6.15\(b\)](#), the NAND gate detects the count of 1010(1010), but as soon as this count occurs, the register is cleared (asynchronously). The count 1010(1010) has no chance of staying on for any appreciable time, because the register goes immediately to 0. A momentary spike occurs in output A0 as the count goes from 1010(1010) to 1011(1110) and immediately to 0000(010). The spike may be undesirable, and for that reason, this configuration is not recommended. If the counter has a synchronous clear input, it is possible to clear the counter with the clock after an occurrence of the 1001 count.

Practice Exercise 6.3

1. How do a ripple counter and a synchronous counter differ in their behavior?

Answer: All of the flip-flops in a synchronous counter are

synchronized by receiving a common clock pulse; only the first stage of a ripple counter receives a clock pulse. The stages of a synchronous counter are updated simultaneously by a common clock; the stages of a ripple counter are updated one at a time. A synchronous counter operates faster than a ripple counter.

6.5 OTHER COUNTERS

Counters can be designed to generate any desired sequence of states. A divide-by- N counter (also known as a modulo- N counter) is a counter that goes through a repeated sequence of N states. The sequence may follow the binary count or may be any other arbitrary sequence. Counters are used to generate timing signals to control the sequence of operations in a digital system. Counters can also be constructed by means of shift registers. In this section, we present a few examples of nonbinary counters.

Counter with Unused States

A circuit with n flip-flops has 2^n binary states. There are occasions when a sequential circuit uses fewer than this maximum possible number of states. States that are not used in specifying the sequential circuit are not listed in the state table. In simplifying the input equations, the unused states may be treated as don't-care conditions or may be assigned specific next states. It is important to realize that once the circuit is designed and constructed, outside interference during its operation may cause the circuit to enter one of the unused states. In that case, it is necessary to ensure that the circuit eventually goes into one of the valid states so that it can resume normal operation. Otherwise, if the sequential circuit circulates among unused states, there will be no way to bring it back to its intended sequence of state transitions. If the unused states are treated as don't-care conditions, then once the circuit is designed, it must be investigated to determine the effect of the unused states. The next state from an unused state can be determined from the analysis of the circuit after it is designed.

As an illustration, consider the counter specified in [Table 6.7](#). The count has a repeated sequence of six states, with flip-flops B and C repeating the binary count 00, 01, 10, and flip-flop A alternating between 0 and 1 every three counts. The count sequence of the counter is not straight binary, and two states, 011 and 111, are not included in the count. The choice of JK flip-flops results in the flip-flop input conditions listed in the table. Inputs K_B and K_C have only 1's and X's in their columns, so these inputs will always be set to 1. The other flip-flop input equations can be simplified by

using minterms 3 and 7 as don't-care conditions. The simplified equations are

Table 6.7 *State Table for Counter*

Present State			Next State			Flip-Flop Inputs					
A	B	C	A	B	C	JA	KA	JB	KB	JC	KC
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	0	1	0	0	X	1	X	X	1
0	1	0	1	0	0	1	X	X	1	0	X
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	0	0	0	X	1	X	1	0	X

$$JA = B \quad KA = B \quad JB = C \quad KB = 1 \quad JC = B' \quad KC = 1$$

The logic diagram of the counter is shown in [Fig. 6.16\(a\)](#). Since there are two unused states, we analyze the circuit to determine their effect. If the circuit happens to be in state 011 because of an error signal, the circuit goes to state 100 after the application of a clock pulse. This action may be determined from an inspection of the logic diagram by noting that when

$B=1$, the next clock edge complements A and clears C to 0, and when $C=1$, the next clock edge complements B . In a similar manner, we can evaluate the next state from present state 111 to be 000.




FIGURE 6.16

Counter with unused states


[Description](#)

The state diagram including the effect of the unused states is shown in [Fig. 6.16\(b\)](#). If the circuit ever goes to one of the unused states because of


outside interference, the next count pulse transfers it to one of the valid states and the circuit continues to count correctly. Thus, the counter is self-correcting. In a self-correcting counter, if the counter happens to be in one of the unused states, it eventually reaches the normal count sequence after one or more clock pulses. An alternative design could use additional logic to direct every unused state to a specific next state.

Ring Counter


Timing signals that control the sequence of operations in a digital system can be generated by a shift register or by a counter with a decoder. A *ring counter* is a circular shift register with only one flip-flop being set at any particular time; all others are cleared. The single bit is shifted from one flip-flop to the next to produce the sequence of timing signals. [Figure 6.17\(a\)](#) shows a four-bit shift register connected as a 8-4-2-1 ring counter. The initial value of the register is 1000 and requires Preset/Clear flip-flops. The single bit is shifted right with every clock pulse and circulates back from T3 to T0. Each flip-flop is in the 1 state once every four clock cycles and produces one of the four timing signals shown in [Fig. 6.17\(b\)](#). Each output becomes a 1 after the negative-edge transition of a clock pulse and remains 1 during the next clock cycle.



(a) Ring-counter (initial value = 1000)



(b) Sequence of four timing signals



(c) Counter and decoder

FIGURE 6.17

Generation of timing signals

[Description](#)


For an alternative design, the timing signals can be generated by a two-bit counter that goes through four distinct states. The decoder shown in [Fig. 6.17\(c\)](#) decodes the four states of the counter and generates the required sequence of timing signals.

To generate $2n$ timing signals, we need either a shift register with $2n$ flip-flops or an n -bit binary counter together with an n -to- $2n$ -line decoder. For example, 16 timing signals can be generated with a 16-bit shift register connected as a ring counter or with a 4-bit binary counter and a 4-to-16-line decoder. In the first case, we need 16 flip-flops. In the second, we need 4 flip-flops and 16 four-input AND gates for the decoder. It is also possible to generate the timing signals with a combination of a shift register and a decoder. That way, the number of flip-flops is less than that in a ring counter, and the decoder requires only two-input gates. This combination is called a *Johnson counter*.

Johnson Counter

A k -bit ring counter circulates a single bit among the flip-flops to provide k distinguishable states. The number of states can be doubled if the shift register is connected as a *switch-tail* ring counter. A switch-tail ring counter is a circular shift register with the complemented output of the last flip-flop connected to the input of the first flip-flop. [Figure 6.18\(a\)](#) shows such a shift register. The circular connection is made from the complemented output of the rightmost flip-flop to the input of the leftmost flip-flop. The register shifts its contents once to the right with every clock pulse, and at the same time, the complemented value of the E flip-flop is transferred into the A flip-flop. Starting from a cleared state, the switch-tail ring counter goes through a sequence of eight states, as listed in [Fig. 6.18\(b\)](#). In general, a k -bit switch-tail ring counter will go through a sequence of $2k$ states. Starting from all 0's, each shift operation inserts 1's

from the left until the register is filled with all 1's. In the next sequences, 0's are inserted from the left until the register is again filled with all 0's.



Sequence number	Flip-flop outputs				AND gate required for output
	A	B	C	E	
1	0	0	0	0	$A'E'$
2	1	0	0	0	AB'
3	1	1	0	0	BC'
4	1	1	1	0	CE'
5	1	1	1	1	AE
6	0	1	1	1	$A'B$
7	0	0	1	1	$B'C$
8	0	0	0	1	$C'E$

(b) Count sequence and required decoding

FIGURE 6.18

Construction of a Johnson counter

[Description](#)

A Johnson counter is a k -bit switch-tail ring counter with $2k$ decoding gates to provide outputs for $2k$ timing signals. The decoding gates are not shown in [Fig. 6.18](#), but are specified in the last column of the table. The eight AND gates listed in the table, when connected to the circuit, will complete the construction of the Johnson counter. Since each gate is enabled during one particular state sequence, the outputs of the gates

generate eight timing signals in succession.

The decoding of a k -bit switch-tail ring counter to obtain $2k$ timing signals follows a regular pattern. The all-0's state is decoded by taking the complement of the two extreme flip-flop outputs. The all-1's state is decoded by taking the normal outputs of the two extreme flip-flops. All other states are decoded from an adjacent 1, 0 or 0, 1 pattern in the sequence. For example, sequence 7 has an adjacent 0, 1 pattern in flip-flops B and C . The decoded output is then obtained by taking the complement of B and the normal output of C , or $B'C$.

One disadvantage of the circuit in [Fig. 6.18\(a\)](#) is that if it finds itself in an unused state, it will persist in moving from one invalid state to another and never find its way to a valid state. The difficulty can be corrected by modifying the circuit to avoid this undesirable condition. One correcting procedure is to disconnect the output from flip-flop B that goes to the D input of flip-flop C and instead enable the input of flip-flop C by the function

$$DC = (A + C)B$$

where DC is the flip-flop input equation for the D input of flip-flop C .

Johnson counters can be constructed for any number of timing sequences. The number of flip-flops needed is one-half the number of timing signals. The number of decoding gates is equal to the number of timing signals, and only two-input gates are needed.

6.6 HDL MODELS OF REGISTERS AND COUNTERS

Registers and counters can be described by an HDL at either the behavioral or the structural level. Behavioral modeling describes only the operations of the register, as prescribed by a function table, without a preconceived structure. A structural-level description shows the circuit in terms of a collection of components such as gates, flip-flops, and multiplexers. The various components are instantiated and connected to form a hierarchical description of the design similar to a representation of a multilevel logic diagram. The examples in this section will illustrate both types of descriptions. Both are useful. When a machine is complex, a hierarchical description creates a physical partition of the machine into simpler and more easily described units.

Shift Register

The universal shift register presented in [Section 6.2](#) is a bidirectional shift register with a parallel load. The four clocked operations that are performed with the register are specified in [Table 6.3](#). The register also can be cleared asynchronously. Our chosen name for a behavioral description of the four-bit universal shift register shown in [Fig. 6.7\(a\)](#), the name *Shift_Register_4_beh*, signifies the behavioral model of the internal detail of the top-level block diagram symbol and distinguishes that model from a structural one. The behavioral model is presented in [HDL Example 6.1](#), and the structural model is given in [HDL Example 6.2](#).

The top-level block diagram symbol in [Fig. 6.7\(a\)](#) indicates that the four-bit universal shift register has a *CLK* input, a *Clear_b* input, two selection inputs (*s1*, *s0*), two serial inputs (*shift_left*, *shift_right*), for controlling the shift register, two serial datapath inputs (*MSB_in* and *LSB_in*), a four-bit parallel input (*I_par*), and a four-bit parallel output (*A_par*). The elements of vector *I_par*[3: 0] correspond to the bits *I3*, . . . , *I0* in [Fig. 6.7](#), and similarly for *A_par*[3: 0]. The **always** block describes the five operations that can be performed with the register. The *Clear_b* input clears the

register asynchronously with an active-low signal. *Clear_b* must be high for the register to respond to the positive edge of the clock. The four clocked operations of the register are determined from the values of the two select inputs in the **case** statement. (*s1* and *s0* are concatenated into a two-bit vector and are used as the expression argument of the **case** statement.) The shifting operation is specified by the concatenation of the serial input and three bits of the register. For example, the statement

```
A_par <= {MSB_in, A_par [3:1]}
```

specifies a concatenation of the serial data input for a shift right operation (*MSB_in*) with bits *A_par*[3: 1] of the output data bus. A reference to a contiguous range of bits within a vector is referred to as a *part select*. The four-bit result of the concatenation is transferred to register *A_par* [3: 0] when the clock pulse triggers the operation. This transfer produces a shift-right operation and updates the register with new information. The shift operation overwrites the contents of *A_par*[0] with the contents of *A_par*[1]. Note that only the functionality of the circuit has been described, irrespective of any particular hardware. A synthesis tool would create a netlist of ASIC cells to implement the shift register in the structure of [Fig. 6.7\(b\)](#).

HDL Example 6.1 (Universal Shift Register—Behavioral Model)

Verilog

```
// Behavioral description of a 4-bit universal shift register
// Fig. 6.7 and Table 6.3
module Shift_Register_4_beh (                                     //
    output reg    [3: 0]  A_par,                                 //
    input  [3: 0]  I_par,                                       //
    input  s1, s0,                                             //
    MSB_in, LSB_in,                                           //
    CLK, Clear_b                                             //
);

always @ (posedge CLK, negedge Clear_b)                        //
    if (Clear_b == 0) A_par <= 4'b000;
```

```

else
  case ({s1, s0})
    2'b00: A_par <= A_par;           // No change
    2'b01: A_par <= {MSB_in, A_par[3: 1]}; // Shift right
    2'b10: A_par <= {A_par[2: 0], LSB_in}; // Shift left
    2'b11: A_par <= I_par;           // Parallel loa
  endcase
endmodule

```

Note: *A_par* is a variable of type **reg**, so it retains its value until it is assigned a new value by an assignment statement. Consider the following alternative **case** statement for the shift register model:

```

case ({s1, s0})
  //2'b00: A_par <= A_par;           // No change
  2'b01: A_par <= {MSB_in, A_par [3: 1]}; // Shift righ
  2'b10: A_par <= {A_par [2: 0], LSB_in}; // Shift left
  2'b11: A_par <= I_par;           // Parallel l
endcase

```

Without the case item 2'b00, the **case** statement would not find a match between { s1, s0 } and the case items, so register *A_par* would be left unchanged.

VHDL

```

entity Shift_Register_4_beh_vhdl is
  port (A_par: out Std_Logic_Vector (3 downto 0);
        I_par: in Std_Logic_Vector (3 downto 0);
        s1, s0, MSB_in, LSB_in, CLK, Clear_b: in Std_Logic);
end Shift_Register_4_beh_vhdl;

```

```

architecture Behavioral of Shift_Register_4_beh_vhdl
begin
  process (CLK, Clear_b) begin
    if (Clear_b'event and Clear_b = 0) then A_par <= '0000';
    else case (s1 & s0) is
      when 0 => A_par <= A_par;
      when 1 => A_par <= MSB_in & A_par(3:1);
      when 2 => A_par <= A_par(2: 0) & LSB_in;
      when 3 => A_par <= I_par;
    end case;
  end process;
end Behavioral;

```

HDL Example 6.2 (Universal Shift Register—Structural Model)

Verilog

A structural model of the universal shift register can be described by referring to the logic diagram of [Fig. 6.7\(b\)](#). It shows that the register has four multiplexers and four *D* flip-flops. A mux and flip-flop together are modeled as a stage of the shift register. The stage is a structural model, too, with an instantiation and interconnection of a module for a mux and another for a *D* flip-flop. For simplicity, the lowest-level modules of the structure are behavioral models of the multiplexer and flip-flop. Attention must be paid to the details of connecting the stages correctly. The structural description of the 4-bit universal shift register is shown below. The top-level module declares the inputs and outputs and then instantiates four copies of a stage of the register. The four instantiations specify the interconnections between the four stages and provide the detailed construction of the register as specified in the logic diagram. The behavioral description of the flip-flop uses a single edge-sensitive cyclic behavior (an **always** block). The assignment statements use the nonblocking assignment operator (`<=`) the model of the mux employs a single level-sensitive behavior, and the assignments use the blocking assignment operator (`=`).

```
// Structural description of a 4-bit universal shift register (
module Shift_Register_4_str (                                // V2001, 2005
    output [3: 0]  A_par,                                     // Parallel out
    input  [3: 0]  I_par,                                     // Parallel inp
    input          s1, s0,                                   // Mode select
    input          MSB_in, LSB_in, CLK, Clear_b             // Serial input
);

// bus for mode control
wire [1:0]  select = {s1, s0};

// Instantiate the four stages
stage ST0 (A_par[0], A_par[1], LSB_in, I_par[0], A_par[0], sel
stage ST1 (A_par[1], A_par[2], A_par[0], I_par[1], A_par[1], s
stage ST2 (A_par[2], A_par[3], A_par[1], I_par[2], A_par[2], s
stage ST3 (A_par[3], MSB_in, A_par[2], I_par[3], A_par[3], sel
```

endmodule

// One stage of shift register

module stage (i0, i1, i2, i3, Q, select, CLK, Clr_b);

input i0, // circulation bit selection
 i1, // data from left neighbor or serial input for
 i2, // data from right neighbor or serial input for
 i3; // data from parallel input

output Q;

input [1: 0] select; // stage mode control bus

input CLK, Clr_b; // Clock, Clear for flip-flops

wire mux_out;

// instantiate mux and flip-flop

wire Clr = ~Clr_b // Flip-flop has active-high clear sign
 // but circuit has active-low clear acti

 Mux_4x1 M0 (mux_out, i0, i1, i2, i3, select);

 D_flip_flop M1 (Q, mux_out, CLK, Clr);

endmodule

 // 4x1 multiplexer // behavioral model

module Mux_4x1 (mux_out, i0, i1, i2, i3, select);

output mux_out;

input i0, i1, i2, i3;

input [1: 0] select;

reg mux_out;

always @ (select, i0, i1, i2, i3)

case (select)

 2'b00: mux_out = i0;

 2'b01: mux_out = i1;

 2'b10: mux_out = i2;

 2'b11: mux_out = i3;

endcase

endmodule

// Behavioral model of D flip-flop

module D_flip_flop (Q, D, CLK, Clr);

output Q;

input D, CLK, Clr;

reg Q;

always @ (posedge CLK, posedge Clr)

if (Clr) Q <= 1'b0; **else** Q <= D;

endmodule

VHDL

entity Mux_4x1 **is**

port (mux_out: **out** Std_Logic; i0, i1, i2, i3: **in** Std_Logic;
 select: **in** Std_Logic (1 **downto** 0));

```

end Mux_4x1; <= i0;

architecture Behavioral of Mux_4xa is
begin case select is
  when 0 => mux_out <= i0;
  when 1 => mux_out <= i1;
  when 2 => mux_out <= i2;
  when 3 => mux_out <= i3;
end case;
end Behavioral;

entity D_flip_flop is
  port (Q: out Std_Logic;, CLK, Clr: in Std_Logic);
end D_flip_flop;

  architecture Behavioral of D_flip_flop) is
begin
  process (CLK, Clr) begin
    if Clr'event and Clr = 1 then Q <= 0;
    else if CLK'event and CLK = 1 then Q <= Data;
    end if;
  end process
end Behavioral;

entity stage is
  port (i0, i1, i2, i3: in Std_Logic; Q: out Std_Logic;
        select: in Std_Logic_Vector (1 downto 0); CLK, Clr: in Std_Logic);
end stage;

architecture Structural of stage is
  signal Clr: Std_Logic;
  component Mux_4x1 port (mux_out: out Std_Logic; i0, i1, i2, i3
in Std_Logic_Vector (1 downto 0)); end component;
  component D_flip_flop port (Q: out Std_Logic;, CLK, Clr: in Std_Logic);

begin
  Clr <= not Clr_b          // Flip-flop has active-high clear sign
                          // but circuit has active-low clear act

  M0: Mux_4x1 port map (mux_out, i0, i1, i2, i3, select);
  M1: D_flip_flop port map (Q, mux_out, CLK, Clr);
end Structural;

entity Shift_Register_4_str_vhdl is
  port (A_par: out Std_Logic_Vector (3 downto 0);
        I_par: in Std_Logic_Vector (3 downto 0);
        s1, s0, MSB_in, LSB_in, CLK, Clear_b: in Std_Logic);
end Shift_Register_4_str_vhdl;

architecture Structural of Shift_Register_4_vhdl is
  signal select = s1 & s0;
  signal Clr = not Clr_b;
  component stage port (i0, i1, i2, i3, select, CLK, Clear_b: in

```

```
component;
```

```
begin
```

```
ST0: stage port map (A_par[0], A_par[1], LSB_in, I_par[0], A_p  
ST1: stage port map (A_par[1], A_par[2], A_par[0], I_par[1], A  
ST2: stage port map (A_par[2], A_par[3], A_par[1], I_par[2], A  
ST3: stage port map (A_par[3], MSB_in, A_par[2], I_par[3], A_p  
end Structural;
```

The above examples presented two descriptions of a universal shift register to illustrate the different styles for modeling a digital circuit. A simulation should verify that the models have the same functionality. In practice, a designer develops only the behavioral model, which is then synthesized. The function of the synthesized circuit can be compared with the behavioral description from which it was compiled. Eliminating the need for the designer to develop a structural model produces a huge improvement in the efficiency of the design process.

Synchronous Counter

The following HDL examples present *Binary_Counter_4_Par_Load*, a behavioral model of the synchronous counter with a parallel load from [Fig. 6.14](#). *Count*, *Load*, *CLK*, and *Clear_b* are inputs that determine the operation of the counter according to the function specified in [Table 6.6](#). The counter has four data inputs, four data outputs, and a carry output. The internal data lines (*I3*, *I2*, *I1*, *I0*) are bundled as *Data_in[3: 0]* in the behavioral model. Likewise, the register that holds the bits of the count (*A3*, *A2*, *A1*, *A0*) is *A_count[3: 0]*. It is good practice to have identifiers in the HDL model of a circuit correspond exactly to those in the documentation of the model. That is not always feasible, however, if the circuit-level identifiers are those found in a handbook, for they are often short and cryptic and do not exploit the text that is available with an HDL. The top-level block diagram symbol in [Fig. 6.14\(a\)](#) serves as an interface between the names used in a circuit diagram and the expressive names that can be used in the HDL model. The carry output *C_out* is generated by a combinational circuit and is specified with a continuous assignment in the Verilog model, and signal assignment statement in the VHDL model. *C_out* = 1 when the count reaches 15 and the counter is in the count state. Thus, *C_out* = 1 if *Count*=1, *Load*=0, and *A*=1111; otherwise *C_out* = 0.

HDL Example 6.3 (Synchronous Counter)

Verilog

The **always** block specifies the operation to be performed in the register, depending on the values of *Clear_b*, *Load*, and *Count*. A 0 (active-low signal) at *Clear_b* resets *A* to 0. Otherwise, if *Clear_b* = 1 one out of three operations is triggered by the positive edge of the clock. The **if**, **else if**, and **else** statements establish a precedence among the control signals *Clear*, *Load*, and *Count* corresponding to the specification in [Table 6.6](#). *Clear_b* overrides *Load* and *Count*; *Load* overrides *Count*. A synthesis tool will produce the circuit of [Fig. 6.14\(b\)](#) from the behavioral model.

```
// Four-bit binary counter with parallel load (V2001, 2005)
// See Figure 6.14 and Table 6.6
module Binary_Counter_4_Par_Load (
    output reg [3: 0]      A_count,           // Data
    output                C_out,             // Output carry
    input [3: 0]          Data_in,          // Data input
    input                Count,              // Active high to count
                                Load,        // Active high to load
                                CLK,         // Positive-edge sensit
                                Clear_b       // Active low
);

    assign C_out = Count && (~Load) && (A_count == 4'b1111);
always @ (posedge CLK, negedge Clear_b)
    if (~Clear_b) A_count <= 4'b0000;
    else if (Load) A_count <= Data_in;
    else if (Count) A_count <= A_count + 1'b1;
    else          A_count <= A_count; // Redundant statement
endmodule
```

VHDL

```
entity Binary_Counter_4_Par_Load is
    port (A_count: out Std_Logic_Vector (3 downto 0); C_out: out
          Data_in: in Std_Logic_Vector (3 downto 0);
          Count, Load, CLK, Clear_b: in Std_Logic);
```

```

end Binary_Counter_4_Par_Load;

architecture Behavioral of Binary_Counter_4_Par_Load is
begin
    C_out <= Count and (not Load) when A_count = '1111';
    process (CLK, Clear_b) begin
        if (not Clear_b) then A_count <= '0000';
        else if (Load) then A_count <= Data_in;
        else if (Count = 1) then A_count <= A_count + '0001';
        else A_count <= A_count; // Redundant statement
        end process;
    end Behavioral;

```

Ripple Counter

The structural description of a four-bit ripple counter is shown in [HDL Example 6.4](#). The top structural block instantiates four internally complementing flip-flops defined as *Comp_D_flip_flop* (*Q*, *CLK*, *Reset*). The clock (input *CLK*) of the first flip-flop is connected to the external control signal, *Count*. (*Count* replaces the *CLK* input of the first flip-flop.) The clock input of the second flip-flop is connected to the output of the first. (*A0* replaces *CLK* in the port of the second flip-flop.) Similarly, the clock of each of the other flip-flops is connected to the output of the previous flip-flop. In this way, the flip-flops are chained together to create a ripple counter as shown in [Fig. 6.8\(b\)](#).

The second module describes a complementing flip-flop with delay. The circuit of a complementing flip-flop is constructed by connecting the complement output to the *D* input. A reset input is included with the flip-flop in order to be able to initialize the counter; otherwise the simulator would assign the unknown value (*x*) to the output of the flip-flop and produce useless results.

HDL Example 6.4 (Ripple Counter)

Verilog

The flip-flop is assigned a delay of two time units from the time that the clock is applied to the time that the flip-flop complements its output. The delay is specified by the statement `Q <= #2 ~Q`. Notice that the delay operator is placed to the right of the nonblocking assignment operator. This form of delay, called *intra-assignment delay*, has the effect of postponing the assignment of the complemented value of `Q` to `Q`. The effect of modeling the delay will be apparent in the simulation results. This style of modeling might be useful in simulation, but it is to be avoided when the model is to be synthesized. The results of synthesis depend on the characteristics of the ASIC cell library that is accessed by the tool, not on any propagation delays that might appear within the model that is to be synthesized.

```
// Ripple counter (see Fig. 6.8(b))
'timescale 1 ns / 100 ps
module Ripple_Counter_4bit (A3, A2, A1, A0, Count, Reset);
    output A3, A2, A1, A0;
    input Count, Reset;
    // Instantiate complementing flip-flop
    Comp_D_flip_flop F0 (A0, Count, Reset);
    Comp_D_flip_flop F1 (A1, A0, Reset);
    Comp_D_flip_flop F2 (A2, A1, Reset);
    Comp_D_flip_flop F3 (A3, A2, Reset);
endmodule
// Complementing flip-flop with delay
// Input to D flip-flop = Q'
module Comp_D_flip_flop (Q, CLK, Reset);
    output Q;
    input CLK, Reset;
    reg Q;
    always @ (negedge CLK, posedge Reset)
        if (Reset) Q <= 1'b0;
        else Q <= #2 ~Q; // intra-assignment delay
endmodule
// Stimulus for testing four-bit ripple counter
module t_Ripple_Counter_4bit;
    reg Count;
    reg Reset;
    wire A0, A1, A2, A3;
    // Instantiate ripple counter
    Ripple_Counter_4bit M0 (A3, A2, A1, A0, Count, Reset);
    always
        #5 Count = ~Count;
    initial
        begin
            Count = 1'b0;
            Reset = 1'b1;
            #4 Reset = 1'b0;
        end
endmodule
```

```
end  
  
initial #170 $finish;  
  
endmodule
```

The testbench module in [HDL Example 6.4](#) provides a stimulus for simulating and verifying the functionality of the ripple counter. The **always** statement generates a free-running clock with a cycle of 10 time units. The flip-flops trigger on the negative edge of the clock, which occurs at $t=10, 20, 30$, and every 10 time units thereafter. The waveforms obtained from this simulation are shown in [Fig. 6.19](#). The control signal *Count* goes negative every 10 ns. *A0* is complemented with each negative edge of *Count*, but is delayed by 2 ns. Each flip-flop is complemented when its previous flip-flop goes from 1 to 0. After $t=80$ ns, all four flip-flops complement because the counter goes from 0111 to 1000. Each output is delayed by 2 ns, and because of that, *A3* goes from 0 to 1 at $t=88$ ns and from 1 to 0 at 168 ns. Notice how the propagation delays accumulate to the last bit of the counter, resulting in very slow counter action. This limits the practical utility of the counter.





FIGURE 6.19

Simulation output of [HDL Example 6.4](#)

[Description](#)

Practice Exercise 6.3 – Verilog

1. The bits of a four-bit ripple counter are labelled A3, A2, A1, and A0. If the flip-flops of the counter are instantiated and interconnected as shown in the text below, the counter fails to function correctly. Find the error in the code

```
Comp_D_flip_flop F0 (A0, Count, Reset);
Comp_D_flip_flop F1 (A1, A0, Reset);
Comp_D_flip_flop F2 (A2, A3, Reset);
Comp_D_flip_flop F3 (A3, A1, Reset);
```

Answer: Flip-flops *F2* and *F3* are not clocked correctly. In *F2*, replace A3 by A1. In *F3*, replace A1 by A2.

VHDL

```
entity Comp_D_flip_flop is
  port (Q: out Std_Logic; CLK, Reset: in Std_Logic);
end Comp_D_flip_flop;

architecture Behavioral of Comp_D_flip_flop is
begin
  process (CLK, Reset) begin
    if Reset'event and Reset = 1 then Q <= '0';
    else if CLK'event and CLK = 0 then Q <= not Q after 2 ns;
    end if;
  end process;
end Behavioral;

entity Ripple_Counter_4bit is
  port (A3, A2, A1, A0: out Std_Logic; Count, Reset: in Std_Logic);
end Ripple_Counter_4bit;

architecture Structural of Ripple_Counter_4bit is
  component Comp_D_flip_flop port (Q: out Std_Logic; CLK, Reset: in Std_Logic);
  end component;
begin
  F0: Comp_D_flip_flop port map (Q => A0: out CLK => Count, Reset => Reset);
  F1: Comp_D_flip_flop port map (Q => A1: out CLK => A0, Reset => Reset);
  F2: Comp_D_flip_flop port map (Q => A2: out CLK => A1, Reset => Reset);
  F3: Comp_D_flip_flop port map (Q => A3: out CLK => A2, Reset => Reset);
end Structural;

-- stimulus for four-bit ripple counter
```

```

entity t_Ripple_Counter_4bit is
port ();
end t_Ripple_Counter_4bit;

architecture Behavioral of t_Ripple_Counter_4bit is
signal t_A3, t_A2, t_A1, t_A0, t_Count, t_Reset: Std_Logic;
component Ripple_Counter_4bit port (A3, A2, A1, A0: out Std_Log
-- Instantiate UUT
begin
  Ripple_Counter_4bit: UUT port map (A3 => t_A3, A2 => t_A2, A1
process ();
  t_count <= 0;
  t_count <= not t_count after 5 ns;
end process;

process();
  t_Reset = 0;
  wait 4 ns;
  t_Reset = 1;
end process;
end Behavioral;

```

Simulation results are presented in [Fig. 6.19](#).

Practice Exercise 6.3 – VHDL

1. The bits of a four-bit ripple counter are labeled A3, A2, A1, and A0. If the flip-flops of the counter are instantiated and interconnected as shown below, the counter fails to function correctly. Find the error in the code

```

F0: Comp_D_flip_flop port map (Q => A0: out CLK => Count, F
F1: Comp_D_flip_flop port map (Q => A1: out CLK => A0, Rese
F2: Comp_D_flip_flop port map (Q => A2: out CLK => A3, Rese
F3: Comp_D_flip_flop port map (Q => A3: out CLK => A1, Rese

```

Answer: Flip-flops *F2* and *F3* are not clocked correctly. In *F2*, replace A3 by A1. In *F3*, replace A1 by A2.

PROBLEMS

(Answers to problems marked with * appear at the end of the book. Where appropriate, a logic design and its related HDL modeling problem are cross-referenced.) Unless otherwise specified, a HDL model may be written in Verilog or VHDL. Note: For each problem that requires writing and verifying a HDL description, a test plan is to be written to identify which functional features are to be tested during the simulation and how they will be tested. For example, a reset on-the-fly could be tested by asserting the reset signal while the simulated machine is in a state other than the reset state. The test plan is to guide the development of a testbench that will implement the plan. Simulate the model using the testbench and verify that the behavior is correct. If synthesis tools and an ASIC cell library or a field programmable gate array (FPGA) tool suite are available, the HDL descriptions developed for [Problems 6.34–6.51](#) can be assigned as synthesis exercises. The gate-level circuit produced by the synthesis tools should be simulated and compared to the simulation results for the pre-synthesis model.

In some of the HDL problems, there may be a need to deal with the issue of unused states (see the discussion of the **default case** item preceding [HDL Example 4.8](#) in [Chapter 4](#)).

1. 6.1 Include a 2-input NAND gate in the register of [Fig. 6.1](#) and connect the gate output to the *C* inputs of all the flip-flops. One input of the NAND gate receives the clock pulses from the clock generator, and the other input of the NAND gate provides a parallel load control. Explain the operation of the modified register. Explain why this circuit might have operational problems.
2. 6.2 Include a synchronous clear input to the register circuit of [Fig. 6.2](#). The modified register will have a parallel load capability and a synchronous clear capability. The register is cleared synchronously when the clock goes through a positive transition and the clear input is equal to 1. (HDL—see [Problem 6.35\(a\), \(b\)](#))
3. 6.3 What is the difference between serial and parallel transfer? Explain how to convert serial data to parallel and parallel data to

serial. What type of register is needed?

4. 6.4* The content of a four-bit register is initially the 4-bit word 0110. The register is shifted six times to the right with the serial input being 1011100. What is the content of the register after each shift?
5. 6.5 The four-bit universal shift register shown in [Fig. 6.7](#) is enclosed within one IC component package. (HDL—see [Problem 6.52](#))
 1. Draw a block diagram of the IC showing all inputs and outputs. Include two pins for the power supply.
 2. Draw a block diagram using two of these ICs to produce an eight-bit universal shift register.
6. 6.6 Design a four-bit shift register (not a universal shift register) with parallel load using *D* flip-flops. (See [Figs. 6.2](#) and [Fig. 6.3](#).) There are two control inputs: *shift* and *load*. When *shift*=1, the content of the register is shifted toward A3 by one position. New data are transferred into the register when *load*=1 and *shift*=0. If both control inputs are equal to 0, the content of the register does not change. (HDL—see [Problem 6.35\(c\)](#), [\(d\)](#))
7. 6.7 Draw the logic diagram of a four-bit register with four *D* flip-flops and four 4×1 multiplexers with mode selection inputs *s1* and *s0*. The register operates according to the following function table. (HDL—see [Problem 6.35\(e\)](#), [\(f\)](#))

s1 s0		Register Operation
0	0	No change
1	0	Complement the four outputs
0	1	Clear register to 0 (synchronous with the clock)

1 1 Load parallel data

8. 6.8* The serial adder of [Fig. 6.6](#) uses two four-bit registers. Register *A* holds the binary number 0101 and register *B* holds 0111. The carry flip-flop is initially reset to 0. List the binary values in register *A* and the carry flip-flop after each shift. (HDL—see [Problem 6.54](#))
9. 6.9 Two ways for implementing a serial adder ($A+B$) are shown in [Section 6.2](#). It is necessary to modify the circuits to convert them to serial subtractors ($A-B$).
 1. Using the circuit of [Fig. 6.5](#), show the changes needed to perform $A+2$'s complement of *B*. (HDL—see [Problem 6.35\(h\)](#))
 2. * Using the circuit of [Fig. 6.6](#), show the changes needed by modifying [Table 6.2](#) from an adder to a subtractor circuit. (See [Problem 4.12](#).) (HDL—see [Problem 6.35\(i\)](#))
10. 6.10 Design a serial 2's complementer with a shift register and a flip-flop. The binary number is shifted out from one side and its 2's complement shifted into the other side of the shift register. (HDL—see [Problem 6.35\(j\)](#))
11. 6.11 A binary ripple counter uses flip-flops that trigger on the positive-edge of the clock. What will be the count if:
 1. the normal outputs of the flip-flops are connected to the clock; and
 2. the complement outputs of the flip-flops are connected to the clock?
12. 6.12 Draw the logic diagram of a four-bit binary ripple countdown counter using:
 1. flip-flops that trigger on the positive-edge of the clock; and
 2. flip-flops that trigger on the negative-edge of the clock.
13. 6.13 Show that a BCD ripple counter can be constructed using a four-bit binary ripple counter with asynchronous clear and a NAND gate

that detects the occurrence of count 1010. (HDL—see [Problem 6.35\(k\)](#))

14. 6.14 How many flip-flops will be complemented in a 10-bit binary ripple counter to reach the next count after the following counts?
 1. * 1001100111
 2. 1111000111
 3. 0000001111
15. 6.15* A flip-flops has a 3 ns delay from the time the clock edge occurs to the time the output is complemented. What is the maximum delay in a 10-bit binary ripple counter that uses these flip-flops? What is the maximum frequency at which the counter can operate reliably?
16. 6.16* The BCD ripple counter shown in [Fig. 6.10](#) has four flip-flops and 16 states, of which only 10 are used. Modify the logic diagram by adding a reset signal to initialize the counter. Analyze the circuit and determine the next state for each of the other six unused states. What will happen if a noise signal sends the circuit to one of the unused states? (HDL—see [Problem 6.54](#))
17. 6.17* Design a four-bit binary synchronous counter with *D* flip-flops.
18. 6.18 What operation is performed in the up-down counter of [Fig. 6.13](#) when both the up and down inputs are enabled? Modify the circuit so that when both inputs are equal to 1, the counter does not change state. (HDL—see [Problem 6.35\(l\)](#))
19. 6.19 The flip-flop input equations for a BCD counter using *T* flip-flops are given in [Section 6.4](#). Obtain the input equations for a BCD counter that uses (a) *JK* flip-flops and (b)* *D* flip-flops. Compare the three designs to determine which one is the most efficient.
20. 6.20 Enclose the binary counter with parallel load of [Fig. 6.14](#) in a block diagram showing, all inputs and outputs.
 1. Show the connections of four such blocks to produce a 16-bit

counter with parallel load.

2. Construct a binary counter that counts from 0 through binary 127.
21. 6.21* The counter of [Fig. 6.14](#) has two control inputs—*Load (L)* and *Count (C)*, and a data input, (*I*).
1. * Derive the flip-flop input equations for *J* and *K* of the first stage in terms of *L*, *C*, and *I*.
 2. The logic diagram of the first stage of an equivalent circuit is shown in [Fig. P6.21](#). Verify that this circuit is equivalent to the one in (a).




FIGURE P6.21

[Description](#)

22. 6.22 For the circuit of [Fig. 6.14](#), give three alternatives for a mod-10 counter (i.e., the count evolves through a sequence of 10 distinct states).
 1. Using an AND gate and the load input.
 2. Using the output carry.
 3. Using a NAND gate and the asynchronous clear input.
23. 6.23 Design a timing circuit that provides an output signal that stays on for exactly 12 clock cycles. A start signal sends the output to the 1

state, and after 12 clock cycles the signal returns to the 0 state. (HDL—see [Problem 6.45](#))

24. 6.24* Design a counter with T flip-flops that goes through the following binary repeated sequence: 0, 1, 3, 7, 6, 4. Show that when binary states 010 and 101 are considered as don't care conditions, the counter may not operate properly. Find a way to correct the design. (HDL—see [Problem 6.55](#))
25. 6.25 It is necessary to generate six repeated timing signals T0 through T5 similar to the ones shown in [Fig. 6.17\(c\)](#). Design the circuit using (HDL—see [Problem 6.46](#)):
 1. Flip-flops only.
 2. A counter and a decoder.
26. 6.26* A digital system has a clock generator that produces pulses at a frequency of 80 MHz. Design a circuit that provides a clock with a cycle time of 50 ns.
27. 6.27 Using JK flip-flops:
 1. Design a counter with the following repeated binary sequence: 0, 1, 2, 3, 4, 5, 6. (HDL—see [Problem 6.50\(a\)](#), 6.51).
 2. Draw the logic diagram of the counter.
28. 6.28 Using D flip-flops:
 1. * Design a counter with the following repeated binary sequence: 0, 1, 2, 4, 6. (HDL—see [Problem 6.50\(b\)](#))
 2. Draw the logic diagram of the counter.
 3. Design a counter with the following repeated binary sequence: 0, 2, 4, 6, 8.
 4. Draw the logic diagram of the counter.
29. 6.29 List the eight unused states in the switch-tail ring counter of [Fig. 6.18\(a\)](#). Determine the next state for each of these states and show

that, if the counter finds itself in an invalid state, it does not return to a valid state. Modify the circuit as recommended in the text and show that the counter produces the same sequence of states and that the circuit reaches a valid state from any one of the unused states.

30. 6.30 Show that a Johnson counter with n flip-flops produces a sequence of $2n$ states. List the 10 states produced with five flip-flops and the Boolean terms of each of the 10 AND gate outputs.
31. 6.31 Write and verify the HDL behavioral and structural descriptions of the four-bit register [Fig. 6.1](#).
32. 6.32
 1. Write and verify an HDL behavioral description of a four-bit register with parallel load and asynchronous clear.
 2. Write and verify the HDL structural description of the four-bit register with parallel load shown in [Fig. 6.2](#). Use a 2×1 multiplexer for the flip-flop inputs. Include an asynchronous clear input.
 3. Verify both descriptions, using a testbench.
33. 6.33 The following stimulus program is used to simulate the binary counter with parallel load described in [HDL Example 6.3](#). Draw waveforms showing the output of the counter and the carry output from $t=0$ to $t=155$ ns.

Verilog

```
// Stimulus for testing the binary counter of Example 6.3
module testcounter( );
  reg t_Count, t_Load, t_CLK, t_Clr;
  reg [3: 0] t_IN;
  wire t_C0;
  wire [3: 0] t_A;
  counter cnt (t_Count, t_Load, t_IN, t_CLK, t_Clr, t_A, t_C0);
  always
    #5 t_CLK = ~t_CLK;
  initial
    begin
      t_Clr = 0;
      t_CLK = 1;
    end
endmodule
```

```

    t_Load = 0; t_Count = 1;
#5 t_Clr = 1;
#40 t_Load = 1; t_IN = 4'b1001;
#10 t_Load = 0;
#70 t_Count = 0;
#20 $finish;
end
endmodule

```

VHDL

```

entity testcounter is
port ();
end testcounter;

architecture Behavioral of testcounter is
signal t_count, t_Load, t_CLK, t_Clr, t_CO: Std_Logic; t_A,
Std_Logic_Vector (3 downto 0));
component counter port(A_count: in Std_Logic_Vector (3 downto
C_out: out Std_Logic; Data_in: in Std_Logic_Vector (3 downto
Load, CLK, Clear_b: in Std_Logic);
begin
cnt: counter port map(A_count => t_A; C_out => t_CO, Data_in
Load => t_Load, CLK => t_CLK, Clear_b => t_Clr);

process ();
    t_CLK <= '1';
    t_CLK <= not t_CLK after 5 ns;
    t_CLK <= '0' after 5 ns;
    wait for 5 ns;
end process;

process
    t_Clr <= '0';
    t_Load <= '0';
    t_Count <= '1';
    t_Clear <= '1' after 5 ns;
    t_Load <= '1' after 45 ns;
    t_IN <= '1001' after 45 ns;
    t_Load <= '0' after 55 ns;
    t_count <= '0' after 70 ns;
    wait;
end process;
end Behavioral;

```

34. 6.34* Write and verify the HDL behavioral description of a four-bit shift register (see [Fig. 6.3](#)).
35. 6.35 Write and verify:

1. A structural HDL model for the register described in [Problem 6.2](#).
2. * A behavioral HDL model for the register described in [Problem 6.2](#).
3. A structural HDL model for the register described in [Problem 6.6](#).
4. A behavioral HDL model for the register described in [Problem 6.6](#).
5. A structural HDL model for the register described in [Problem 6.7](#).
6. A behavioral HDL model for the register described in [Problem 6.7](#).
7. A behavioral HDL model of the binary counter described in [Fig. 6.8](#).
8. A behavioral HDL model of the serial subtractor described in [Problem 6.9\(a\)](#).
9. A behavioral HDL model of the serial subtractor described in [Problem 6.9\(b\)](#).
10. A behavioral HDL model of the serial 2's complementer described in [Problem 6.10](#).
11. A behavioral HDL model of the BCD ripple counter described in [Problem 6.13](#).
12. A behavioral HDL model of the up–down counter described in [Problem 6.18](#).
36. 6.36 Write and verify the HDL behavioral and structural descriptions of the four-bit up–down counter whose logic diagram is described by [Fig. 6.13](#), [Table 6.5](#), and [Table 6.6](#).
37. 6.37 Write and verify a behavioral description of the counter described in [Problem 6.24](#).

1. * Using an **if . . . else** statement.
 2. Using a **case** statement.
 3. A finite state machine.
38. 6.38 Write and verify the HDL behavioral description of a four-bit up–down counter with parallel load using the following control inputs:
1. * The counter has three control inputs for the three operations: *Up*, *Down*, and *Load*. The order of precedence is: *Load*, *Up*, and *Down*.
 2. The counter has two selection inputs to specify four operations: *Load*, *Up*, *Down*, and no change.
39. 6.39 Write and verify HDL behavioral and structural descriptions of the counter of [Fig. 6.16](#).
40. 6.40 Write and verify the HDL description of an eight-bit ring-counter similar to the one shown in [Fig. 6.17\(a\)](#).
41. 6.41 Write and verify the HDL description of a four-bit switch-tail ring (Johnson) counter ([Fig. 6.18a](#)).
42. 6.42* The comment with the last clause of the **if** statement in *Binary_Counter_4_Par_Load* in [HDL Example 6.3](#) notes that the statement is redundant. Explain why this statement can be removed without changing the behavior implemented by the description.
43. 6.43 The scheme shown in [Fig. 6.4](#) gates the clock to control the serial transfer of data from shift register A to shift register B. Using multiplexers at the input of each cell of the shift registers, develop a structural model of an alternative circuit that does not alter the clock path. The top level of the design hierarchy is to instantiate the shift registers. The module describing the shift registers is to have instantiations of flip-flops and muxes. Describe the mux and flip-flop modules with behavioral models. Be sure to consider the need to reset the machine. Develop a testbench to simulate the circuit and demonstrate the transfer of data.

44. 6.44 Modify the design of the serial adder shown in [Fig. 6.5](#) by removing the gated clock to the *D* flip-flop and supplying the clock signal to it directly. Augment the *D* flip-flop with a mux to recirculate the contents of the flip-flop when shifting is suspended and provide the carry out of the full adder when shifting is active. The shift registers are to incorporate this feature also, rather than use a gated clock. The top-level of the design is to instantiate modules using behavioral models for the shift registers, full adder, *D* flip-flop, and mux. Assume asynchronous reset. Develop a testbench to simulate the circuit and demonstrate the transfer of data.
45. 6.45* Write and verify a behavioral description of a finite state machine to implement the counter described in [Problem 6.23](#).
46. 6.46 [Problem 6.25](#) specifies an implementation of a circuit to generate timing signals using
1. Only flip-flops.
 2. A counter and a decoder.

As an alternative, write a behavioral description (without consideration of the actual hardware) of a state machine whose output generates the timing signals T0 through T5.

47. 6.47 Write a behavioral description of the circuit shown in [Fig. P6.47](#) and verify that the circuit's output is asserted if successive samples of the input have an odd number of 1s.




FIGURE P6.47

Circuit for [Problem 6.47](#)

48. 6.48 Write and verify a behavioral description of the counter shown in [Fig. P6.48\(a\)](#); repeat for the counter in [Fig. P6.48\(b\)](#).




FIGURE P6.48

Circuit for [Problem 6.48](#)

[Description](#)

49. 6.49 Write a test plan for verifying the functionality of the universal shift register described in [HDL Example 6.1](#). Using the test plan, simulate the model given in [HDL Example 6.1](#).
50. 6.50 Write and verify a behavioral model of the counter described in:
 1. [Problem 6.27](#)
 2. [Problem 6.28](#).
51. 6.51 Without requiring a state machine, and using a shift register and additional logic, write and verify a model of an alternative to the sequence detector described in [Fig. 5.27](#). Compare the implementations.
52. 6.52 Write a HDL structural model of the universal shift register in [Fig. 6.7](#). Verify all modes of its operation.
53. 6.53 Verify that the serial adder in [Fig. 6.5](#) operates as an accumulator when words are shifted into the addend register repeatedly.
54. 6.54 Write and verify a structural model of the serial adder in [Fig. 6.6](#).
55. 6.55 Write and verify a structural model of the BCD ripple counter in [Fig. 6.10](#).
56. 6.56 Write and verify a structural model of the synchronous binary counter in [Fig. 6.12](#).
57. 6.57 Write and verify a structural model of the up-down counter in [Fig. 6.13](#).

58. 6.58 Write and verify all modes of operation of:

1. A structural model of the binary counter in [Fig. 6.14](#)
2. A behavioral model of the binary counter in [Fig. 6.14](#).

59. 6.59 Write and verify:

1. A structural model of the switch-tail ring counter in [Fig. 6.18\(a\)](#).
2. A behavioral model of the switch-tail ring counter in [Fig. 6.18\(a\)](#).

REFERENCES

- 1. Mano, M. M. and C. R. Kime. 2007. *Logic and Computer Design Fundamentals*, 4th ed., Upper Saddle River, NJ: Prentice Hall.
- 2. Nelson V. P., H. T. Nagle, J. D. Irwin, and B. D. Carroll. 1995. *Digital Logic Circuit Analysis and Design*. Upper Saddle River, NJ: Prentice Hall.
- 3. Hayes, J. P. 1993. *Introduction to Digital Logic Design*. Reading, MA: Addison-Wesley.
- 4. Wakerly, J. F. 2000. *Digital Design: Principles and Practices*, 3rd ed., Upper Saddle River, NJ: Prentice Hall.
- 5. Dietmeyer, D. L. 1988. *Logic Design of Digital Systems*, 3rd ed., Boston, MA: Allyn Bacon.
- 6. Gajski, D. D. 1997. *Principles of Digital Design*. Upper Saddle River, NJ: Prentice Hall.
- 7. Roth, C. H. 2009. *Fundamentals of Logic Design*, 6th ed., St. Paul, MN: West.
- 8. Katz, R. H. 1994. *Contemporary Logic Design*. Upper Saddle River, NJ: Prentice Hall.
- 9. Ciletti, M. D. 1999. *Modeling, Synthesis, and Rapid Prototyping with Verilog HDL*. Upper Saddle River, NJ: Prentice Hall.
- 10. Bhasker, J. 1997. *A Verilog HDL Primer*. Allentown, PA: Star Galaxy Press.
- 11. Thomas, D. E. and P. R. Moorby. 2002. *The Verilog Hardware Description Language*, 5th ed., Boston, MA: Kluwer Academic Publishers.
- 12. Bhasker, J. 1998. *Verilog HDL Synthesis*. Allentown, PA: Star Galaxy Press.

- 13. Palnitkar, S. 1996. *Verilog HDL: A Guide to Digital Design and Synthesis*. Mountain View, CA: SunSoft Press (a Prentice Hall Title).
- 14. Ciletti, M. D. 2010. *Advanced Digital Design with the Verilog HDL*, 2e. Upper Saddle River, NJ: Prentice Hall.
- 15. Ciletti, M. D. 2004. *Starter's Guide to Verilog 2001*. Upper Saddle River, NJ: Prentice Hall.

WEB SEARCH TOPICS

- BCD counter
- Johnson counter
- Ring counter
- Sequence detector
- Synchronous counter
- Switch-tail ring counter
- Up–down counter

Chapter 7 Memory and Programmable Logic

CHAPTER OBJECTIVES

1. Know the organizational structure and functionality of programmable logic devices (PLDs).
2. Know how array logic diagrams differ from conventional logic diagrams.
3. Know the letters that are used to refer to the number of words in a memory.
4. Know how to write an HDL description of a memory.
5. Know how to interpret memory cycle timing waveforms.
6. Given the capacity and word size of a memory, know how to specify the number of its address and data lines.
7. Know how to use a Hamming code to detect and correct a single error, and to detect a double error.
8. Be able to write a truth table for a ROM.
9. Be able to write a programming table for a PLA.
10. Be able to write a programming table for a PAL.
11. Know the basic architecture of a field-programmable gate array (FPGA).
12. Know the circuit for a programmable interconnect point in a FPGA.
13. Know the difference between block RAM and distributed RAM in a FPGA.
14. Be able to write an HDL model of a RAM.

7.1 INTRODUCTION

A memory unit is a device to which binary information is transferred for storage and from which information is retrieved when needed for processing. When data processing takes place, information from memory is transferred to selected registers in the processing unit. Intermediate and final results obtained in the processing unit are transferred back to be stored in memory. Binary information received from an input device is stored in memory, and information transferred to an output device is taken from memory. A memory unit is a collection of cells capable of storing a large quantity of binary information.

There are two types of memories that are used in digital systems: *random-access memory* (RAM) and *read-only memory* (ROM). RAM stores new information for later use. The process of storing new information into memory is referred to as a *memory write* operation. The process of transferring the stored information out of memory is referred to as a *memory read* operation. RAM can perform both write and read operations. ROM can perform only the read operation. This means that suitable binary information is already stored inside memory and can be retrieved or read at any time. However, that information cannot be altered by writing.

ROM is a *programmable logic device* (PLD). The binary information that is stored within such a device is specified in some fashion and then embedded within the hardware in a process referred to as *programming* the device. The word “programming” here refers to a hardware procedure, which specifies the bits that are inserted into the hardware configuration of the device.

ROM is one example of a PLD. Other such units are the programmable logic array (PLA), programmable array logic (PAL), and the field-programmable gate array (FPGA). A PLD is an integrated circuit with internal logic gates connected through electronic paths that behave similarly to fuses. In the original state of the device, all the fuses are intact. Programming the device involves blowing those fuses along the paths that must be removed in order to obtain the particular configuration of the desired logic function. In this chapter, we introduce the configuration of PLDs and indicate procedures for their use in the design of digital systems.

We also present CMOS FPGAs, which are configured by downloading a stream of bits into the device to configure transmission gates to establish the internal connectivity required by a specified logic function (combinational or sequential).

A typical PLD may have hundreds to millions of gates interconnected through hundreds to thousands of internal paths. In order to show the internal logic diagram of such a device in a concise form, it is necessary to employ a special gate symbology applicable to array logic. [Figure 7.1](#) shows the conventional and array logic symbols for a multiple-input OR gate. Instead of having multiple input lines into the gate, we draw a single line entering the gate. The input lines are drawn perpendicular to this single line and are connected to the gate through internal fuses. In a similar fashion, we can draw the array logic for an AND gate. This type of graphical representation for the inputs of gates will be used throughout the chapter in array logic diagrams.



FIGURE 7.1

Conventional and array logic diagrams for OR gate

7.2 RANDOM-ACCESS MEMORY

A memory unit is a collection of storage cells, together with associated circuits needed to transfer information into and out of a device. The architecture of memory is such that information can be selectively retrieved from any of its internal locations. The time it takes to transfer information to or from any desired random location is always the same—hence the name *random-access memory*, abbreviated RAM. In contrast, the time required to retrieve information that is stored on magnetic tape depends on the location of the data.

A memory unit stores binary information in groups of bits called *words*. A word in memory is a set of bits that move in and out of storage as a unit. A memory word is a group of 1's and 0's and may represent a number, an instruction, one or more alphanumeric characters, or any other binary-coded information. A group of 8 bits is called a *byte*. Most computer memories use words that are multiples of 8 bits in length. Thus, a 16-bit word contains two bytes, and a 32-bit word is made up of four bytes. The capacity of a memory unit is usually stated as the total number of bytes that the unit can store.

Communication between memory and its environment is achieved through data input and output lines, address selection lines, and control lines that specify the direction of transfer. A block diagram of a memory unit is shown in [Fig. 7.2](#). The n data input lines provide the information to be stored in memory, and the n data output lines supply the information coming out of memory. The k address lines specify the particular word chosen among the many available. The two control inputs specify the direction of transfer desired: The *Write* input causes binary data to be transferred into the memory, and the *Read* input causes binary data to be transferred out of memory.




FIGURE 7.2

Block diagram of a memory unit

The memory unit is specified by the number of words it contains and the number of bits in each word. The address lines select one particular word. Each word in memory is assigned an identification number, called an *address*, starting from 0 up to $2^k - 1$, where k is the number of address lines. The selection of a specific word inside memory is done by applying the k -bit address to the address lines. An internal decoder accepts this address and opens the paths needed to select the word specified. Memories vary greatly in size and may range from 1,024 words, requiring an address of 10 bits, to 232 words, requiring 32 address bits. It is customary to refer to the number of words (or bytes) in memory with one of the letters K (kilo), M (mega), and G (giga). K is equal to 2^{10} , M is equal to 2^{20} , and G is equal to 2^{30} . Thus, 64K=216, 2M=221, and 4G=232.

Consider, for example, a memory unit with a capacity of 1K words of 16 bits each. Since $1K = 1,024 = 2^{10}$ and 16 bits constitute two bytes, we can say that the memory can accommodate 2,048=2K bytes. [Figure 7.3](#) shows possible contents of the first three and the last three words of this memory. Each word contains 16 bits that can be divided into two bytes. The words are recognized by their decimal address from 0 to 1,023. The equivalent binary address consists of 10 bits. The first address is specified with ten 0's; the last address is specified with ten 1's, because 1,023 in binary is equal to 1111111111. A word in memory is selected by its binary address. When a word is read or written, the memory operates on all 16 bits as a

single unit.

Memory address		Memory content
Binary	Decimal	
0000000000	0	1011010101011101
0000000001	1	1010101110001001
0000000010	2	0000110101000110
	⋮	⋮
1111111101	1021	1001110100010100
1111111110	1022	0000110100011110
1111111111	1023	1101111000100101

FIGURE 7.3

Contents of a 1024×16 memory

The 1K×16 memory of [Fig. 7.3](#) has 10 bits in the address and 16 bits in each word. As another example, a 64K×10 memory will have 16 bits in the address (since 64K=2¹⁶) and each word will consist of 10 bits. The number of address bits needed in a memory is dependent on the total number of words that can be stored in the memory and is independent of the number of bits in each word. The number of bits in the address is determined from the relationship $2^k \geq m$, where m is the total number of words and k is the number of address bits needed to satisfy the relationship.

Write and Read Operations

The two operations that RAM can perform are the write and read operations. As alluded to earlier, the write signal specifies a transfer-in

operation and the read signal specifies a transfer-out operation. On accepting one of these control signals, the internal circuits inside the memory provide the desired operation.

The steps that must be taken for the purpose of transferring a new word to be stored into memory are as follows:

1. Apply the binary address of the desired word to the address lines.
2. Apply the data bits that must be stored in memory to the data input lines.
3. Activate the *write* input.

The memory unit will then take the bits from the input data lines and store them in the word specified by the address lines.

The steps that must be taken for the purpose of transferring a stored word out of memory are as follows:

1. Apply the binary address of the desired word to the address lines.
2. Activate the *read* input.

The memory unit will then take the bits from the word that has been selected by the address and apply them to the output data lines. The contents of the selected word do not change after the read operation, that is, the read operation is nondestructive.

Commercial memory components available in integrated-circuit chips sometimes provide the two control inputs for reading and writing in a somewhat different configuration. Instead of having separate read and write inputs to control the two operations, most integrated circuits provide two other control inputs: One input selects the unit and the other determines the operation. The memory operations that result from these control inputs are specified in [Table 7.1](#).

Table 7.1 Control Inputs to Memory Chip

Memory Enable Read/Write Memory Operation

0	X	None
1	0	Write to selected word
1	1	Read from selected word

The memory enable (sometimes called the chip select) is used to enable the particular memory chip in a multichip implementation of a large memory. When the memory enable is inactive, the memory chip is not selected and no operation is performed. When the memory enable input is active, the read/write input determines the operation to be performed.

Memory Description in HDL

HDLs model memory by an array of words.

Verilog

A memory in Verilog is declared with a **reg** keyword, using a two-dimensional array. The first number specified in the array determines the number of bits in a word (the *word length*), and the second gives the number of words in memory (memory *depth*). For example, a memory of 1,024 words with 16 bits per word is declared as

```
reg [ 15: 0 ] memword [ 0: 1023 ];
```

This statement describes a two-dimensional array of 1,024 registers, each containing 16 bits. The second array range in the declaration of *memword* specifies the address range of the total number of words in memory; a specific value addresses a word of memory. For example, *memword*[512] refers to the 16-bit memory word at address 512. The individual bits in a

memory cannot be addressed directly. Instead, a word must be read from memory and assigned to a one-dimensional array; then a bit or a part-select¹ can be read from the word.

¹ A part-select is a contiguous range of bits.

VHDL

A memory in VHDL is modeled as an array of bit vectors or `std_logic` vectors. For example, a memory of 512 16-bit words can be declared as:

type RAM_512×16 is array (0 to 511) of bit (0 to 15)

The operation of a simple memory unit is illustrated in [HDL Example 7.1](#). The memory has 64 words of four bits each. There are two control inputs: *Enable* and *ReadWrite*. The *DataIn* and *DataOut* lines have four bits each. The input *Address* must have six bits (since $2^6=64$). The memory is declared with *Mem* used as an identifier that can be referenced with an index to access any of the 64 words. A memory operation requires that the *Enable* input be active. The *ReadWrite* input determines the type of operation. If *ReadWrite* is 1, the memory performs a read operation symbolized by the statement

`DataOut ← Mem [Address];`

Execution of this statement causes a transfer of four bits from the selected memory word specified by *Address* onto the *DataOut* lines. If *ReadWrite* is 0, the memory performs a write operation symbolized by the statement

`Mem [Address] ← DataIn;`

Execution of this statement causes a transfer from the four-bit *DataIn* lines into the memory word selected by *Address*. When *Enable* is equal to 0, the memory is disabled and the outputs are assumed to be in a high-impedance state, indicated by the symbol **z**. Thus, the memory has three-state outputs.

HDL Example 7.1

Verilog

// Read and write operations of memory

```

// Memory size is 64 words of four bits each.

module memory (Enable, ReadWrite, Address, DataIn, DataOut);
  input  Enable, ReadWrite;
  input  [3: 0] DataIn;
  input  [5: 0] Address;
  output [3: 0] DataOut;
  reg    [3: 0] DataOut;
  reg    [3: 0] Mem [0: 63];           // 64 x 4 memor

  always @ (Enable or ReadWrite or DataIn)
    if (Enable) begin
      if (ReadWrite) DataOut = Mem [Address]; // Read
      else Mem [Address] = DataIn;           // Write
      else DataOut = 4'bz;
      end                                     // High impedan
endmodule

VHDL
// Read and write operations of memory
// Memory size is 64 words of four bits each

entity memory is
  port (Enable, Readwrite: in, Std_Logic DataIn: in Std_Logic_Vec
        Address: in Std_Logic_Vector (5 downto 0);
        DataOut: out Std_Logic_Vector (3 downto 0));
end memory;

architecture Behavioral of memory is
begin
  process (Enable, ReadWrite, DataIn) begin
    if Enable = 1 then
      if ReadWrite = 1 then DataOut <= Mem(address);
      else memory(address) <= DataIn; end if;
      else DataOut <= "zzzz"; end if;
    endprocess;
  end Behavioral;

```

Timing Waveforms

The operation of the memory unit is controlled by an external device such as a central processing unit (CPU). The CPU is usually synchronized by its own clock. The memory, however, does not employ an internal clock. Instead, its read and write operations are specified by control inputs. The *access time* of memory is the time required to select a word and read it. The *cycle time* of memory is the time required to complete a write operation. The CPU must provide the memory control signals in such a

way as to synchronize its internal clocked operations with the read and write operations of memory. This means that the access time and cycle time of the memory must be within a time equal to a fixed number of CPU clock cycles.

Suppose as an example that a CPU operates with a clock frequency of 50 MHz, giving a period of 20 ns for one clock cycle. Suppose also that the CPU communicates with a memory whose access time and cycle time do not exceed 50 ns. This means that the write cycle terminates the storage of the selected word within a 50 ns interval and that the read cycle provides the output data of the selected word within 50 ns or less. (The two numbers are not always the same.) Since the period of the CPU cycle is 20 ns, it will be necessary to devote at least two-and-a-half, and possibly three, clock cycles for each memory request.

The memory timing shown in [Fig. 7.4](#) is for a CPU with a 50 MHz clock and a memory with 50 ns maximum cycle time. The write cycle in part (a) shows three 20 ns cycles: T_1 , T_2 , and T_3 . For a write operation, the CPU must provide the address and input data to the memory. This is done at the beginning of T_1 . (The two lines that cross each other in the address and data waveforms designate a possible change in value of the multiple lines.) The memory enable and the read/write signals must be activated after the signals in the address lines are stable in order to avoid destroying data in other memory words. The memory enable signal switches to the high level and the read/write signal switches to the low level to indicate a write operation. The two control signals must stay active for at least 50 ns. The address and data signals must remain stable for a short time after the control signals are deactivated. At the completion of the third clock cycle, the memory write operation is completed and the CPU can access the memory again with the next T_1 cycle.





FIGURE 7.4

Memory cycle timing waveforms

[Description](#)

The read cycle shown in [Fig. 7.4\(b\)](#) has an address for the memory provided by the CPU. The memory enable and read/write signals must be in their high level for a read operation. The memory places the data of the word selected by the address into the output data lines within a 50 ns interval (or less) from the time that the memory enable is activated. The CPU can transfer the data into one of its internal registers during the negative transition of $T3$. The next $T1$ cycle is available for another memory request.

Types of Memories

The mode of access of a memory system is determined by the type of components used. In a random-access memory, the word locations may be thought of as being separated in space, each word occupying one particular location. In a sequential-access memory, the information stored in some medium is not immediately accessible, but is available only at certain intervals of time. A magnetic disk or tape unit is of this type. Each memory location passes the read and write heads in turn, but information is read out only when the requested word has been reached. In a random-access memory, the access time is always the same regardless of the particular location of the word. In a sequential-access memory, the time it takes to access a word depends on the position of the word with respect to the position of the read head; therefore, the access time is variable.

Integrated circuit RAM units are available in two operating modes: *static* and *dynamic*. Static RAM (SRAM) consists essentially of internal latches that store the binary information. The stored information remains valid as long as power is applied to the unit. Dynamic RAM (DRAM) stores the binary information in the form of electric charges on capacitors provided inside the chip by MOS transistors. The stored charge on the capacitors tends to discharge with time, and the capacitors must be periodically recharged by *refreshing* the dynamic memory. Refreshing is done by cycling through the words every few milliseconds to restore the decaying charge. DRAM offers reduced power consumption and larger storage capacity in a single memory chip. SRAM is easier to use and has shorter

read and write cycles.

Memory units that lose stored information when power is turned off are said to be *volatile*. CMOS integrated circuit RAMs, both static and dynamic, are of this category, since the binary cells need external power to maintain the stored information. In contrast, a nonvolatile memory, such as magnetic disk, retains its stored information after the removal of power. This type of memory is able to retain information because the data stored on magnetic components are represented by the direction of magnetization, which is retained after power is turned off. ROM is another nonvolatile memory. A nonvolatile memory enables digital computers to store programs that will be needed again after the computer is turned on. Programs and data that cannot be altered are stored in ROM, while other large programs are maintained on magnetic disks. The latter programs are transferred into the computer RAM as needed. Before the power is turned off, the binary information from the computer RAM is transferred to the disk so that the information will be retained. Ferroelectric RAM technology (FeRAM) is relatively new, and it also provides designers with a viable option for including nonvolatile memory in a design.

7.3 MEMORY DECODING

In addition to requiring storage components in a memory unit, there is a need for decoding circuits to select the memory word specified by the input address. In this section, we present the internal construction of a RAM and demonstrate the operation of the decoder. To be able to include the entire memory in one diagram, the memory unit presented here has a small capacity of 16 bits, arranged in four words of 4 bits each. An example of a two-dimensional coincident decoding arrangement is presented to show a more efficient decoding scheme that is used in large memories. We then give an example of address multiplexing commonly used in DRAM integrated circuits.

Internal Construction

The internal construction of a RAM of m words and n bits per word consists of $m \times n$ binary storage cells and associated decoding circuits for selecting individual words. The binary storage cell is the basic building block of a memory unit. The equivalent logic of a binary cell that stores one bit of information is shown in [Fig. 7.5](#). The storage part of the cell is modeled by an SR latch with associated gates to form a D latch. Actually, the cell is an electronic circuit with four to six transistors. Nevertheless, it is possible and convenient to model it in terms of logic symbols. A binary storage cell must be very small in order to be able to pack as many cells as possible in the small area available in the integrated circuit chip. The binary cell stores one bit in its internal latch. The select input enables the cell for reading or writing, and the read/write input determines the operation of the cell when it is selected. A 1 in the read/write input provides the read operation by forming a path from the latch to the output terminal. A 0 in the read/write input provides the write operation by forming a path from the input terminal to the latch.




FIGURE 7.5

Memory cell

Description

The logical construction of a small RAM is shown in [Fig. 7.6](#). This RAM consists of four words of four bits each and has a total of 16 binary cells. The small blocks labeled BC represent the binary cell with its three inputs and one output, as specified in [Fig. 7.5\(b\)](#). A memory with four words needs two address lines. The two address inputs go through a 2×4 decoder to select one of the four words. The decoder is enabled with the memory enable input. When the memory enable is 0, all outputs of the decoder are 0 and none of the memory words are selected. With the memory select at 1, one of the four words is selected, dictated by the value in the two address lines. Once a word has been selected, the read/write input determines the operation. During the read operation, the four bits of the selected word go through OR gates to the output terminals. (Note that the OR gates are drawn according to the array logic established in [Fig. 7.1](#).) During the write operation, the data available in the input lines are transferred into the four binary cells of the selected word. The binary cells that are not selected are disabled, and their previous binary values remain unchanged. When the memory select input that goes into the decoder is equal to 0, none of the words are selected and the contents of all cells

remain unchanged regardless of the value of the read/write input.




FIGURE 7.6

Diagram of a 4x4 RAM

[Description](#)

Commercial RAMs may have a capacity of thousands of words, and each word may range from 1 to 64 bits. The logical construction of a large-capacity memory would be a direct extension of the configuration shown here. A memory with 2^k words of n bits per word requires k address lines that go into a $k \times 2^k$ decoder. Each one of the decoder outputs selects one word of n bits for reading or writing.

Coincident Decoding

A decoder with k inputs and 2^k outputs requires 2^k AND gates with k inputs per gate. The total number of gates and the number of inputs per gate can be reduced by employing two decoders in a two-dimensional selection scheme. The basic idea in two-dimensional decoding is to arrange the memory cells in an array that is close as possible to square. In this configuration, two $k/2$ -input decoders are used instead of one k -input decoder. One decoder performs the row selection and the other the column selection in a two-dimensional matrix configuration.

The two-dimensional selection pattern is demonstrated in [Fig. 7.7](#) for a 1K-word memory. Instead of using a single $10 \times 1,024$ decoder, we use two 5×32 decoders. With the single decoder, we would need 1,024 AND gates with 10 inputs in each. In the two-decoder case, we need 64 AND gates with 5 inputs in each. The five most significant bits of the address go to input X and the five least significant bits go to input Y . Each word within the memory array is selected by the coincidence of one X line and one Y line. Thus, each word in memory is selected by the coincidence between 1 of 32 rows and 1 of 32 columns, for a total of 1,024 words. Note that each intersection represents a word that may have any number of bits.




FIGURE 7.7

Two-dimensional decoding structure for a 1K-word memory

[Description](#)

As an example, consider the word whose address is 404. The 10-bit binary equivalent of 404 is 01100 10100. This makes $X=01100$ (binary 12) and $Y=10100$ (binary 20). The n -bit word that is selected lies in the X decoder output number 12 and the Y decoder output number 20. All the bits of the word are selected for reading or writing.

Address Multiplexing

The SRAM memory cell modeled in [Fig. 7.5](#) typically contains six transistors. In order to build memories with higher density, it is necessary to reduce the number of transistors in a cell. The DRAM cell contains a single MOS transistor and a capacitor. The charge stored on the capacitor discharges with time, and the memory cells must be periodically recharged by refreshing the memory. Because of their simple cell structure, DRAMs typically have four times the density of SRAMs. This allows four times as much memory capacity to be placed on a given size of chip. The cost per bit of DRAM storage is three to four times less than that of SRAM storage. A further (operational) cost savings is realized because of the lower power requirement of DRAM cells. These advantages make DRAM the preferred technology for large memories in personal digital computers. DRAM chips are available in capacities from 64K to 512M bits. Most DRAMs have a 1-bit word size, so several chips have to be combined to produce a larger word size.

Because of their large capacity, the address decoding of DRAMs is arranged in a two-dimensional array, and larger memories often have multiple arrays. To reduce the number of pins in the IC package, designers utilize address multiplexing whereby one set of address input pins accommodates the address components. In a two-dimensional array, the address is applied in two parts at different times, with the row address first and the column address second. Since the same set of pins is used for both parts of the address, the size of the package is decreased significantly.

We will use a 64K-word memory to illustrate the address-multiplexing idea. A diagram of the decoding configuration is shown in [Fig. 7.8](#). The memory consists of a two-dimensional array of cells arranged into 256 rows by 256 columns, for a total of $256 \times 256 = 65536 = 64K$ words. There is a single data input line, a single data output line, and a read/write control, as well as an eight-bit address input and two address *strokes*, the latter included for enabling the row and column address into their respective registers. The row address stroke (RAS) enables the eight-bit row register, and the column address stroke (CAS) enables the eight-bit column register. The bar on top of the name of the stroke symbol indicates that the registers are enabled on the zero level of the signal.




FIGURE 7.8

Address multiplexing for a 64K DRAM

[Description](#)

The 16-bit address is applied to the DRAM in two steps using RAS and CAS. Initially, both strobes are in the 1 state. The 8-bit row address is applied to the address inputs and RAS is changed to 0. This loads the row

address into the row address register. RAS also enables the row decoder so that it can decode the row address and select one row of the array. After a time equivalent to the settling time of the row selection, RAS goes back to the 1 level. The 8-bit column address is then applied to the address inputs, and CAS is driven to the 0 state. This transfers the column address into the column register and enables the column decoder. Now the two parts of the address are in their respective registers, the decoders have decoded them to select the one cell corresponding to the row and column address, and a read or write operation can be performed on that cell. CAS must go back to the 1 level before initiating another memory operation.

7.4 ERROR DETECTION AND CORRECTION

The dynamic physical interaction of the electrical signals affecting the data path of a memory unit may cause occasional errors in storing and retrieving the binary information. The reliability of a memory unit may be improved by employing error-detecting and error-correcting codes. The most common error detection scheme is the parity bit. (See [Section 3.8](#).) A parity bit is generated and stored along with the data word in memory. The parity of the word is checked after reading it from memory. The data word is accepted if the parity of the bits read out is correct. If the parity checked results in an inversion, an error is detected, but it cannot be corrected.

An error-correcting code generates multiple parity check bits that are stored with the data word in memory. Each check bit is a parity over a group of bits in the data word. When the word is read back from memory, the associated parity bits are also read from memory and compared with a new set of check bits generated from the data that have been read. If the check bits are correct, no error has occurred. If the check bits do not match the stored parity, they generate a unique pattern, called a *syndrome*, that can be used to identify the bit that is in error. A single error occurs when a bit changes in value from 1 to 0 or from 0 to 1 during the write or read operation. If the specific bit in error is identified, then the error can be corrected by complementing the erroneous bit.

Hamming Code

One of the most common error-correcting codes used in RAMs was devised by R. W. Hamming. In the Hamming code, k parity bits are added to an n -bit data word, forming a new word of $n+k$ bits. The bit positions are numbered in sequence from 1 to $n+k$. Those positions numbered as a power of 2 are reserved for the parity bits. The remaining bits are the data bits. The code can be used with words of any length. Before giving the general characteristics of the code, we will illustrate its operation with a data word of eight bits.

Consider, for example, the 8-bit data word 11000100. We include 4 parity bits with the 8-bit word and arrange the 12 bits as follows:

Bit position: 1 2 3 4 5 6 7 8 9 10 11 12

P1 P2 1 P4 1 0 0 P8 0 1 0 0

The 4 parity bits, P1, P2, P4, and P8, are in positions 1, 2, 4, and 8, respectively. The 8 bits of the data word are in the remaining positions. Each parity bit is calculated as follows:

P1 = XOR of bits (3, 5, 7, 9, 11) = $1 \oplus 1 \oplus 0 \oplus 0 \oplus 0 = 0$ P2 =
 XOR of bits (3, 6, 7, 10, 11) = $1 \oplus 0 \oplus 0 \oplus 1 \oplus 0 = 0$ P4 =
 XOR of bits (5, 6, 7, 12) = $1 \oplus 0 \oplus 0 \oplus 0 = 1$ P8 =
 XOR of bits (9, 10, 11, 12) = $0 \oplus 1 \oplus 0 \oplus 0 = 1$

Remember that the exclusive-OR operation performs the odd function: It is equal to 1 for an odd number of 1's in the variables and to 0 for an even number of 1's. Thus, each parity bit is set so that the total number of 1's in the checked positions, including the parity bit, is always even.

The 8-bit data word is stored in memory together with the 4 parity bits as a 12-bit composite word. Substituting the 4 *P* bits in their proper positions, we obtain the 12-bit composite word stored in memory:

0 0 1 1 1 0 0 1 0 1 0 0

Bit position: 1 2 3 4 5 6 7 8 9 10 11 12

When the 12 bits are read from memory, they are checked again for errors. The parity is checked over the same combination of bits, including the parity bit. The 4 check bits are evaluated as follows:

C1 = XOR of bits (1, 3, 5, 7, 9, 11) C2 = XOR of bits (2, 3, 6, 7, 10, 11)
 C4 = XOR of bits (4, 5, 6, 7, 12) C8 = XOR of bits (8, 9, 10, 11, 12)

A 0 check bit designates even parity over the checked bits and a 1 designates odd parity. Since the bits were stored with even parity, the result, $C=C_8C_4C_2C_1=0000$, indicates that no error has occurred. However, if $C \neq 0$, then the 4-bit binary number formed by the check bits gives the position of the erroneous bit. For example, consider the following three cases:

Bit position: 1 2 3 4 5 6 7 8 9 10 11 12

0 0 1 1 1 0 0 1 0 1 0 0 No error

1 0 1 1 1 0 0 1 0 1 0 0 Error in bit 1

0 0 1 1 0 0 0 1 0 1 0 0 Error in bit 5

In the first case, there is no error in the 12-bit word. In the second case, there is an error in bit position number 1 because it changed from 0 to 1. The third case shows an error in bit position 5, with a change from 1 to 0. Evaluating the XOR of the corresponding bits, we determine the 4 check bits to be as follows:

C₈ C₄ C₂ C₁

For no error: 0 0 0 0

With error in bit 1: 0 0 0 1

With error in bit 5: 0 1 0 1

Thus, for no error, we have $C=0000$; with an error in bit 1, we obtain $C=0001$; and with an error in bit 5, we get $C=0101$. When the binary

number C is not equal to 0000, it gives the position of the bit in error. The error can be corrected by complementing the corresponding bit. Note that an error can occur in the data word or in one of the parity bits.

The Hamming code can be used for data words of any length. In general, the Hamming code consists of k check bits and n data bits, for a total of $n+k$ bits. The syndrome value C consists of k bits and has a range of 2^k values between 0 and 2^k-1 . One of these values, usually zero, is used to indicate that no error was detected, leaving 2^k-1 values to indicate which of the $n+k$ bits was in error. Each of these 2^k-1 values can be used to uniquely describe a bit in error. Therefore, the range of k must be equal to or greater than $n+k$, giving the relationship

$$2^k-1 \geq n+k$$

Solving for n in terms of k , we obtain:

$$2^k-1-k \geq n$$

This relationship gives a formula for establishing the number of data bits that can be used in conjunction with k check bits. For example, when $k=3$, the number of data bits that can be used is $n \leq (2^3-1-3)=4$. For $k=4$, we have $2^4-1-4=11$, giving $n \leq 11$. The data word may be less than 11 bits, but must have at least 5 bits; otherwise, only 3 check bits will be needed. This justifies the use of 4 check bits for the 8 data bits in the previous example. Ranges of n for various values of k are listed in [Table 7.2](#).

Table 7.2 Range of Data Bits for k Check Bits

Number of Check Bits, k Range of Data Bits, n

3	2–4
4	5–11

5	12–26
6	27–57
7	58–120

The grouping of bits for parity generation and checking can be determined from a list of the binary numbers from 0 through 2^k-1 . The least significant bit is a 1 in the binary numbers 1, 3, 5, 7, and so on. The second significant bit is a 1 in the binary numbers 2, 3, 6, 7, and so on. Comparing these numbers with the bit positions used in generating and checking parity bits in the Hamming code, we note the relationship between the bit groupings in the code and the position of the 1-bits in the binary count sequence. Note that each group of bits starts with a number that is a power of 2: 1, 2, 4, 8, 16, etc. These numbers are also the position numbers for the parity bits.

Single-Error Correction, Double-Error Detection

The Hamming code can detect and correct only a single error. By adding another parity bit to the coded word, the Hamming code can be used to correct a single error and detect double errors. If we include this additional parity bit, then the previous 12-bit coded word becomes 001110010100P₁₃, where P₁₃ is evaluated from the exclusive-OR of the other 12 bits. This produces the 13-bit word 0011100101001 (even parity). When the 13-bit word is read from memory, the check bits are evaluated, as is the parity P over the entire 13 bits. If $P=0$, the parity is correct (even parity), but if $P=1$, then the parity over the 13 bits is incorrect (odd parity). The following four cases can arise:

- If $C=0$ and $P=0$, no error occurred.
- If $C \neq 0$ and $P=1$, a single error occurred that can be corrected.

- If $C \neq 0$ and $P=0$, a double error occurred that is detected, but that cannot be corrected.
- If $C=0$ and $P=1$, an error occurred in the P13 bit.

This scheme may detect more than two errors, but is not guaranteed to detect all such errors.

Integrated circuits use a modified Hamming code to generate and check parity bits for single-error correction and double-error detection. The modified Hamming code uses a more efficient parity configuration that balances the number of bits used to calculate the XOR operation. A typical integrated circuit that uses an 8-bit data word and a 5-bit check word is IC type 74637. Other integrated circuits are available for data words of 16 and 32 bits. These circuits can be used in conjunction with a memory unit to correct a single error or detect double errors during write and read operations.

7.5 READ-ONLY MEMORY

A read-only memory (ROM) is essentially a memory device in which permanent binary information is stored. The binary information must be specified by the designer and is then embedded in the unit to form the required interconnection pattern. Once the pattern is established, it stays within the unit even when power is turned off and on again.

A block diagram of a ROM consisting of k inputs and n outputs is shown in [Fig. 7.9](#). The inputs provide the address for memory, and the outputs give the data bits of the stored word that is selected by the address. The number of words in a ROM is determined from the fact that k address input lines are needed to specify 2^k words. Note that a ROM does not have data inputs, because it does not have a write operation. Integrated circuit ROM chips have one or more enable inputs and sometimes come with three-state outputs to facilitate the construction of large arrays of ROM.




FIGURE 7.9

ROM block diagram

Consider, for example, a 32×8 ROM. The unit consists of 32 words of 8 bits each. There are five input lines that form the binary numbers from 0 through 31 for the address. [Figure 7.10](#) shows the internal logic construction of this ROM. The five inputs are decoded into 32 distinct outputs by means of a 5×32 decoder. Each output of the decoder represents a memory address. The 32 outputs of the decoder are connected to each of the eight OR gates. The diagram shows the array logic convention used in complex circuits. (See [Fig. 6.1](#).) Each OR gate must be considered as having 32 inputs. Each output of the decoder is connected to one of the

inputs of each OR gate. Since each OR gate has 32 input connections and there are 8 OR gates, the ROM contains $32 \times 8 = 256$ internal connections. In general, a $2^k \times n$ ROM will have an internal $k \times 2^k$ decoder and n OR gates. Each OR gate has 2^k inputs, which are connected to each of the outputs of the decoder.




FIGURE 7.10

Internal logic of a 32×8 ROM

The 256 intersections in [Fig. 7.10](#) are programmable. A programmable connection between two lines is logically equivalent to a switch that can be altered to be either closed (meaning that the two lines are connected) or open (meaning that the two lines are disconnected). The programmable intersection between two lines is sometimes called a *crosspoint*. Various physical devices are used to implement crosspoint switches. One of the simplest technologies employs a fuse that normally connects the two points, but is opened or “blown” by the application of a high-voltage pulse into the fuse.

The internal binary storage of a ROM is specified by a truth table that shows the word content in each address. For example, the content of a 32×8 ROM may be specified with a truth table similar to the one shown in [Table 7.3](#). The truth table shows the five inputs under which are listed all 32 addresses. Each address stores a word of 8 bits, which is listed in the outputs columns. The table shows only the first four and the last four words in the ROM. The complete table must include the list of all 32 words.

Table 7.3 *ROM Truth Table*
(Partial)

Inputs					Outputs							
I4	I3	I2	I1	I0	A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	1	0	1
0	0	0	1	1	1	0	1	1	0	0	1	0
⋮					⋮							
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	1	0	0	0	1	0

1 1 1 1 0 0 1 0 0 1 0 1 0

1 1 1 1 1 0 0 1 1 0 0 1 1

The hardware procedure that programs the ROM blows fuse links in accordance with a given truth table. For example, programming the ROM according to the truth table given by [Table 7.3](#) results in the configuration shown in [Fig. 7.11](#). Every 0 listed in the truth table specifies the absence of a connection, and every 1 listed specifies a path that is obtained by a connection. For example, the table specifies the eight-bit word 10110010 for permanent storage at address 3. The four 0's in the word are programmed by blowing the fuse links between output 3 of the decoder and the inputs of the OR gates associated with outputs A6, A3, A2, and A0. The four 1's in the word are marked with a×to denote a temporary connection, in place of a dot used for a permanent connection in logic diagrams. When the input of the ROM is 00011, all the outputs of the decoder are 0 except for output 3, which is at logic 1. The signal equivalent to logic 1 at decoder output 3 propagates through the connections to the OR gate outputs of A7, A5, A4, and A1. The other four outputs remain at 0. The result is that the stored word 10110010 is applied to the eight data outputs.




FIGURE 7.11

Programming the ROM according to [Table 7.3](#)

Combinational Circuit Implementation

In [Section 4.9](#), it was shown that a decoder generates the 2^k minterms of the k input variables. By inserting OR gates to sum the minterms of Boolean functions, we were able to generate any desired combinational circuit. The ROM is essentially a device that includes both the decoder and the OR gates within a single device to form a minterm generator. By choosing connections for those minterms which are included in the function, *the ROM outputs can be programmed to represent the Boolean functions of the output variables in a combinational circuit.*

The internal operation of a ROM can be interpreted in two ways. The first

interpretation is that of a memory unit that contains a fixed pattern of stored words. The second interpretation is that of a unit which implements a combinational circuit. From this point of view, each output terminal is considered separately as the output of a Boolean function expressed as a sum of minterms. For example, the ROM of [Fig. 7.11](#) may be considered to be a combinational circuit with eight outputs, each a function of the five input variables. Output A7 can be expressed in sum of minterms as

$$A7(I4, I3, I2, I1, I0) = \Sigma(0, 2, 3, \dots, 29)$$

(The three dots represent minterms 4 through 27, which are not specified in the figure.) A connection marked with \times in the figure produces a minterm for the sum. All other crosspoints are not connected and are not included in the sum.

In practice, when a combinational circuit is designed by means of a ROM, it is not necessary to design the logic or to show the internal gate connections inside the unit. All that the designer has to do is specify the particular ROM by its IC number and provide the applicable truth table. The truth table gives all the information for programming the ROM. No internal logic diagram is needed to accompany the truth table.

Example 7.1

Design a combinational circuit using a ROM. The circuit accepts a three-bit number and outputs a binary number equal to the square of the input number.

The first step is to derive the truth table of the combinational circuit. In most cases, this is all that is needed. In other cases, we can use a partial truth table for the ROM by utilizing certain properties in the output variables. [Table 7.4](#) is the truth table for the combinational circuit. Three inputs and six outputs are needed to accommodate all possible binary numbers. We note that output B0 is always equal to input A0, so there is no need to generate B0 with a ROM, since it is equal to an input variable. Moreover, output B1 is always 0, so this output is a known constant. We actually need to generate only four outputs with the ROM; the other two are readily obtained. The minimum size of ROM needed must have three inputs and four outputs. Three inputs specify eight words, so the ROM

must be of size 8×4 . The ROM implementation is shown in [Fig. 7.12](#). The three inputs specify eight words of four bits each. The truth table in [Fig. 7.12\(b\)](#) specifies the information needed for programming the ROM. The block diagram of [Fig. 7.12\(a\)](#) shows the required connections of the combinational circuit.

Table 7.4 *Truth Table for Circuit of [Example 7.1](#)*

Inputs			Outputs						
A2	A1	A0	B5	B4	B3	B2	B1	B0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	1
0	1	0	0	0	0	1	0	0	4
0	1	1	0	0	1	0	0	1	9
1	0	0	0	1	0	0	0	0	16
1	0	1	0	1	1	0	0	1	25
1	1	0	1	0	0	1	0	0	36
1	1	1	1	1	0	0	0	1	49




FIGURE 7.12

ROM implementation of [Example 7.1](#)

Description

Types of ROMs

The required paths in a ROM may be programmed in four different ways. The first is called *mask programming* and is done by the semiconductor company during the last fabrication process of the unit. The procedure for fabricating a ROM requires that the customer fill out the truth table he or she wishes the ROM to satisfy. The truth table may be submitted in a special form provided by the manufacturer or in a specified format on a computer output medium. The manufacturer makes the corresponding mask for the paths to produce the 1's and 0's according to the customer's truth table. This procedure is costly because the vendor charges the customer a special fee for custom masking the particular ROM. For this reason, mask programming is economical only if a large quantity of the same ROM configuration is to be ordered.

For small quantities, it is more economical to use a second type of ROM called *programmable read-only memory*, or PROM. When ordered, PROM units contain all the fuses intact, giving all 1's in the bits of the stored words. The fuses in the PROM are blown by the application of a

high-voltage pulse to the device through a special pin. A blown fuse defines a binary 0 state and an intact fuse gives a binary 1 state. This procedure allows the user to program the PROM in the laboratory to achieve the desired relationship between input addresses and stored words. Special instruments called PROM programmers are available commercially to facilitate the procedure. In any case, all procedures for programming ROMs are hardware procedures, even though the word *programming* is used.


The hardware procedure for programming ROMs or PROMs is irreversible, and once programmed, the fixed pattern is permanent and cannot be altered. Once a bit pattern has been established, the unit must be discarded if the bit pattern is to be changed. A third type of ROM is the *erasable PROM*, or EPROM, which can be restructured to the initial state even though it has been programmed previously. When the EPROM is placed under a special ultraviolet light for a given length of time, the shortwave radiation discharges the internal floating gates that serve as the programmed connections. After erasure, the EPROM returns to its initial state and can be reprogrammed to a new set of values.

The fourth type of ROM is the electrically erasable PROM (EEPROM or E2PROM). This device is like the EPROM, except that the previously programmed connections can be erased with an electrical signal instead of ultraviolet light. The advantage is that the device can be erased without removing it from its socket.


Flash memory devices are similar to EEPROMs, but have additional built-in circuitry to selectively program and erase the device in-circuit, without the need for a special programmer. They have widespread application in modern technology in cell phones, digital cameras, set-top boxes, digital TV, telecommunications, nonvolatile data storage, and microcontrollers. Their low consumption of power makes them an attractive storage medium for laptop and notebook computers. Flash memories incorporate additional circuitry, too, allowing simultaneous erasing of blocks of memory, for example, of size 16–64 K bytes. Like EEPROMs, flash memories are subject to fatigue, typically having about 10^5 block erase cycles.

Combinational PLDs


The PROM is a combinational programmable logic device (PLD)—an integrated circuit with programmable gates divided into an AND array and an OR array to provide an AND–OR sum-of-product implementation. There are three major types of combinational PLDs, differing in the placement of the programmable connections in the AND–OR array. [Figure 7.13](#) shows the configuration of the three PLDs. The PROM has a fixed AND array constructed as a decoder and a programmable OR array. The programmable OR gates implement the Boolean functions in sum-of-minterms form. The PAL has a programmable AND array and a fixed OR array. The AND gates are programmed to provide the product terms for the Boolean functions, which are logically summed in each OR gate. The most flexible PLD is the PLA, in which both the AND and OR arrays can be programmed. The product terms in the AND array may be shared by any OR gate to provide the required sum-of-products implementation. Historically, the names PAL and PLA emerged from different vendors during the development of PLDs. The implementation of combinational circuits with PROM was demonstrated in this section. The design of combinational circuits with PLA and PAL is presented in the next two sections.



(a) Programmable read-only memory (PROM)



(b) Programmable array logic (PAL)



(c) Programmable logic array (PLA)

FIGURE 7.13

Basic configuration of three PLDs

[Description](#)

7.6 PROGRAMMABLE LOGIC ARRAY

The PLA is similar in concept to the PROM, except that the PLA does not provide full decoding of the variables and does not generate all the minterms. The decoder is replaced by an array of AND gates that can be programmed to generate any product term of the input variables. The product terms are then connected to OR gates to provide the sum of products for the required Boolean functions.

The internal logic of a PLA with three inputs and two outputs is shown in [Fig. 7.14](#). Such a circuit is too small to be useful commercially, but is presented here to demonstrate the typical logic configuration of a PLA. The diagram uses the array logic graphic symbols for complex circuits. Each input goes through a buffer–inverter combination, shown in the diagram with a composite graphic symbol, that has both the true and complement outputs. Each input and its complement are connected to the inputs of each AND gate, as indicated by the intersections between the vertical and horizontal lines. The outputs of the AND gates are connected to the inputs of each OR gate. The output of the OR gate goes to an XOR gate, where the other input can be programmed to receive a signal equal to either logic 1 or logic 0. The output is inverted when the XOR input is connected to 1 (since $x \oplus 1 = x'$). The output does not change when the XOR input is connected to 0 (since $x \oplus 0 = x$). The particular Boolean functions implemented in the PLA of [Fig. 7.14](#) are:

$$F1 = AB' + AC + A'BC' \quad F2 = (AC + BC)'$$

The product terms generated in each AND gate are listed along the output of the gate in the diagram. The product term is determined from the inputs whose crosspoints are connected and marked with a \times . The output of an OR gate gives the logical sum of the selected product terms. The output may be complemented or left in its true form, depending on the logic being realized.




FIGURE 7.14

PLA with three inputs, four product terms, and two outputs

Description

The fuse map of a PLA can be specified in a tabular form. For example, the programming table that specifies the PLA of [Fig. 7.14](#) is listed in [Table 7.5](#). The PLA programming table consists of three sections. The first section lists the product terms numerically. The second section specifies the required paths between inputs and AND gates. The third section

specifies the paths between the AND and OR gates. For each output variable, we may have a T (for true) or C (for complement) for programming the XOR gate. The product terms listed on the left are not part of the table; they are included for reference only. For each product term, the inputs are marked with 1, 0, or — (dash). If a variable in the product term appears in the form in which it is true, the corresponding input variable is marked with a 1. If it appears complemented, the corresponding input variable is marked with a 0. If the variable is absent from the product term, it is marked with a dash.

Table 7.5 *PLA Programming Table*

		Outputs				
		Inputs (T) (C)				
Product Term		A	B	C	F1	F2
AB'	1	1	0	—	1	—
AC	2	1	—	1	1	1
BC	3	—	1	1	—	1
$A'BC'$	4	0	1	0	1	—

Note: See text for meanings of dashes.

The paths between the inputs and the AND gates are specified under the column head “Inputs” in the programming table. A 1 in the input column specifies a connection from the input variable to the AND gate. A 0 in the input column specifies a connection from the complement of the variable to the input of the AND gate. A dash specifies a blown fuse in both the input variable and its complement. It is assumed that an open terminal in the input of an AND gate behaves like a 1.

The paths between the AND and OR gates are specified under the column head “Outputs.” The output variables are marked with 1’s for those product terms which are included in the function. Each product term that has a 1 in the output column requires a path from the output of the AND gate to the input of the OR gate. Those marked with a dash specify a blown fuse. It is assumed that an open terminal in the input of an OR gate behaves like a 0. Finally, a T (true) output dictates that the other input of the corresponding XOR gate be connected to 0, and a C (complement) specifies a connection to 1.

The size of a PLA is specified by the number of inputs, the number of product terms, and the number of outputs. A typical integrated circuit PLA may have 16 inputs, 48 product terms, and eight outputs. For n inputs, k product terms, and m outputs, the internal logic of the PLA consists of n buffer–inverter gates, k AND gates, m OR gates, and m XOR gates. There are $2n \times k$ connections between the inputs and the AND array, $k \times m$ connections between the AND and OR arrays, and m connections associated with the XOR gates.

In designing a digital system with a PLA, there is no need to show the internal connections of the unit as was done in [Fig. 7.14](#). All that is needed is a PLA programming table from which the PLA can be programmed to supply the required logic. As with a ROM, the PLA may be mask programmable or field programmable. With mask programming, the customer submits a PLA program table to the manufacturer. This table is used by the vendor to produce a custom-made PLA that has the required internal logic specified by the customer. A second type of PLA that is available is the field-programmable logic array, or FPLA, which can be programmed by the user by means of a commercial hardware programmer unit.

In implementing a combinational circuit with a PLA, careful investigation must be undertaken in order to reduce the number of distinct product

terms, since a PLA has a finite number of AND gates. This can be done by simplifying each Boolean function to a minimum number of terms. The number of literals in a term is not important, since all the input variables are available anyway. Both the true value and the complement of each function should be simplified to see which one can be expressed with fewer product terms and which one provides product terms that are common to other functions.

Example 7.2

Implement the following two Boolean functions with a PLA:

$$F_1(A, B, C) = \Sigma(0, 1, 2, 4) \quad F_2(A, B, C) = \Sigma(0, 5, 6, 7)$$

The two functions are simplified in the maps of [Fig. 7.15](#). Both the true value and the complement of the functions are simplified into sum-of-products form. The combination that gives the minimum number of product terms is:




FIGURE 7.15

Solution to [Example 7.2](#)

[Description](#)

$$F_1 = (AB + AC + BC)'$$

and

$$F2=AB+AC+A'B'C'$$

This combination gives four distinct product terms: AB , AC , BC , and $A'B'C'$. The PLA programming table for the combination is shown in the figure. Note that output $F1$ is the true output, even though a C is marked over it in the table. This is because $F1'$ is generated with an AND–OR circuit and is available at the output of the OR gate. The XOR gate complements the function to produce the true $F1$ output.

The combinational circuit used in [Example 7.2](#) is too simple for implementing with a PLA. It was presented merely for purposes of illustration. A typical PLA has a large number of inputs and product terms. The simplification of Boolean functions with so many variables should be carried out by means of computer-assisted simplification procedures. The computer-aided design (CAD) program simplifies each function and its complement to a minimum number of terms. The program then selects a minimum number of product terms that cover all functions in the form in which they are true or in their complemented form. The PLA programming table is then generated and the required fuse map obtained. The fuse map is applied to an FPLA programmer that goes through the hardware procedure of blowing the internal fuses in the integrated circuit.

7.7 PROGRAMMABLE ARRAY LOGIC

The PAL is a programmable logic device with a fixed OR array and a programmable AND array. Because only the AND gates are programmable, the PAL is easier to program than, but is not as flexible as, the PLA. [Figure 7.16](#) shows the logic configuration of a typical PAL with four inputs and four outputs. Each input has a buffer–inverter gate, and each output is generated by a fixed OR gate. There are four sections in the unit, each composed of an AND–OR array that is *three wide*, the term used to indicate that there are three programmable AND gates in each section and one fixed OR gate. Each AND gate has 10 programmable input connections, shown in the diagram by 10 vertical lines intersecting each horizontal line. The horizontal line symbolizes the multiple-input configuration of the AND gate. One of the outputs is connected to a buffer–inverter gate and then fed back into two inputs of the AND gates.




FIGURE 7.16

PAL with four inputs, four outputs, and a three-wide AND–OR structure

[Description](#)

Commercial PAL devices contain more gates than the one shown in [Fig. 7.16](#). A typical PAL integrated circuit may have eight inputs, eight outputs, and eight sections, each consisting of an eight-wide AND–OR array. The output terminals are sometimes driven by three-state buffers or inverters.

In designing with a PAL, the Boolean functions must be simplified to fit into each section. Unlike the situation with a PLA, a product term cannot be shared among two or more OR gates. Therefore, each function can be simplified by itself, without regard to common product terms. The number of product terms in each section is fixed, and if the number of terms in the function is too large, it may be necessary to use two sections to implement one Boolean function.

As an example of using a PAL in the design of a combinational circuit, consider the following Boolean functions, given in sum-of-minterms form:

$$\begin{aligned}w(A, B, C, D) &= \Sigma(2, 12, 13) \quad x(A, B, C, D) = \Sigma(7, 8, 9, 10, 11, 12, 13, 14, 15) \\y(A, B, C, D) &= \Sigma(0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15) \quad z(A, B, C, D) = \Sigma(1, 2, 8, 12, 13)\end{aligned}$$

Simplifying the four functions to a minimum number of terms results in the following Boolean functions:

$$\begin{aligned}w &= ABC' + A'B'CD' \quad x = A + BCD \quad y = A'B + CD + B'D' \quad z = ABC' + A'B'CD \\&\quad + AC'D' + A'B'C'D = w + AC'D' + A'B'C'D\end{aligned}$$

Note that the function for z has four product terms. The logical sum of two of these terms is equal to w . By using w , it is possible to reduce the number of terms for z from four to three.

The PAL programming table is similar to the one used for the PLA, except

that only the inputs of the AND gates need to be programmed. [Table 7.6](#) lists the PAL programming table for the four Boolean functions. The table is divided into four sections with three product terms in each, to conform to the PAL of [Fig. 7.16](#). The first two sections need only two product terms to implement the Boolean function. The last section, for output z , needs four product terms. Using the output from w , we can reduce the function to three terms.

Table 7.6 *PAL Programming Table*

AND Inputs						
Product Term	A	B	C	D	w	Outputs
1	1	1	0	—	—	$w=ABC'+A'B'CD'$
2	0	0	1	0	—	
3	—	—	—	—	—	
4	1	—	—	—	—	$x=A+BCD$
5	—	1	1	1	—	
6	—	—	—	—	—	
7	0	1	—	—	—	$y=A'B+CD+B'D'$

8	— — 1 1 —
9	— 0 — 0 —
10	— — — — 1 $z=w+AC'D'+A'B'C'D$
11	1 — 0 0 —
12	0 0 0 1 —

The fuse map for the PAL as specified in the programming table is shown in [Fig. 7.17](#). For each 1 or 0 in the table, we mark the corresponding intersection in the diagram with the symbol for an intact fuse. For each dash, we mark the diagram with blown fuses in both the true and complement inputs. If the AND gate is not used, we leave all its input fuses intact. Since the corresponding input receives both the true value and the complement of each input variable, we have $AA'=0$ and the output of the AND gate is always 0.




FIGURE 7.17

Fuse map for PAL as specified in [Table 7.6](#)

[Description](#)

As with all PLDs, the design with PALs is facilitated by using CAD techniques. The blowing of internal fuses is a hardware procedure done with the help of special electronic instruments.

7.8 SEQUENTIAL PROGRAMMABLE DEVICES

Digital systems are designed with flip-flops and gates. Since the combinational PLD consists of only gates, it is necessary to include external flip-flops when they are used in the design. Sequential programmable devices include both gates and flip-flops. In this way, the device can be programmed to perform a variety of sequential-circuit functions. There are several types of sequential programmable devices available commercially, and each device has vendor-specific variants within each type. The internal logic of these devices is too complex to be shown here. Therefore, we will describe three major types without going into their detailed construction:

1. Sequential (or simple) programmable logic device (SPLD).
2. Complex programmable logic device (CPLD).
3. Field-programmable gate array (FPGA).

The sequential PLD is sometimes referred to as a simple PLD to differentiate it from the complex PLD. The SPLD includes flip-flops, in addition to the AND–OR array, within the integrated circuit chip. The result is a sequential circuit as shown in [Fig. 7.18](#). A PAL or PLA is modified by including a number of flip-flops connected to form a register. The circuit outputs can be taken from the OR gates or from the outputs of the flip-flops. Additional programmable connections are available to include the flip-flop outputs in the product terms formed with the AND array. The flip-flops may be of the *D* or the *JK* type.




FIGURE 7.18

Sequential programmable logic device

The first programmable device developed to support sequential circuit implementation is the field-programmable logic sequencer (FPLS). A typical FPLS is organized around a PLA with several outputs driving flip-flops. The flip-flops are flexible in that they can be programmed to operate as either the *JK* or the *D* type. The FPLS did not succeed commercially, because it has too many programmable connections. The configuration mostly used in an SPLD is the combinational PAL together with *D* flip-flops. A PAL that includes flip-flops is referred to as a *registered* PAL, to signify that the device contains flip-flops in addition to the AND–OR array. Each section of an SPLD is called a *macrocell*, which is a circuit that contains a sum-of-products combinational logic function and an optional flip-flop. We will assume an AND–OR sum-of-products function, but in practice, it can be any one of the two-level implementations presented in [Section 3.7](#).

[Figure 7.19](#) shows the logic of a basic macrocell. The AND–OR array is the same as in the combinational PAL shown in [Fig. 7.16](#). The output is driven by an edge-triggered *D* flip-flop connected to a common clock input and changes state on a clock edge. The output of the flip-flop is connected to a three-state buffer (or inverter) controlled by an output-enable signal marked in the diagram as *OE*. The output of the flip-flop is fed back into one of the inputs of the programmable AND gates to provide the present-state condition for the sequential circuit. A typical SPLD has from 8 to 10 macrocells within one IC package. All the flip-flops are connected to the common *CLK* input, and all three-state buffers are controlled by the *OE* input.




FIGURE 7.19

Basic macrocell logic

Description

In addition to programming the AND array, a macrocell may have other programming features. Typical programming options include the ability to either use or bypass the flip-flop, the selection of clock edge polarity, the selection of preset and clear for the register, and the selection of the true value or complement of an output. An XOR gate is used to program a true/complement condition. Multiplexers select between two or four distinct paths by programming the selection inputs.

The design of a digital system using PLDs often requires the connection of several devices to produce the complete specification. For this type of application, it is more economical to use a complex programmable logic

device (CPLD), which is a collection of individual PLDs on a single integrated circuit. A programmable interconnection structure allows the PLDs to be connected to each other in the same way that can be done with individual PLDs.

[Figure 7.20](#) shows the general configuration of a CPLD. The device consists of multiple PLDs interconnected through a programmable switch matrix. The input–output (I/O) blocks provide the connections to the IC pins. Each I/O pin is driven by a three-state buffer and can be programmed to act as input or output. The switch matrix receives inputs from the I/O block and directs them to the individual macrocells. Similarly, selected outputs from macrocells are sent to the outputs as needed. Each PLD typically contains from 8 to 16 macrocells, usually fully connected. If a macrocell has unused product terms, they can be used by other nearby macrocells. In some cases the macrocell flip-flop is programmed to act as a *D*, *JK*, or *T* flip-flop.




FIGURE 7.20

General CPLD configuration

Different manufacturers have taken different approaches to the general architecture of CPLDs. Areas in which they differ include the individual PLDs (sometimes called *function blocks*), the type of macrocells, the I/O blocks, and the programmable interconnection structure. The best way to investigate a vendor-specific device is to look at the manufacturer's literature.

The basic component used in VLSI design is the *gate array*, which consists of a pattern of gates, fabricated in an area of silicon, that is repeated thousands of times until the entire chip is covered with gates. Arrays of one thousand to several hundred thousand gates are fabricated within a single IC chip, depending on the technology used. The design with gate arrays requires that the customer provide the manufacturer the desired interconnection pattern. The first few levels of the fabrication process are common and independent of the final logic function. Additional fabrication steps are required to interconnect the gates according to the specifications given by the designer.

A field-programmable gate array (FPGA) is a VLSI circuit that can be programmed at the user's location. A typical FPGA consists of an array of millions of logic blocks, surrounded by programmable input and output blocks and connected together via programmable interconnections. There is a wide variety of internal configurations within this group of devices. The performance of each type of device depends on the circuit contained in its logic blocks and the efficiency of its programmed interconnections.

A typical FPGA logic block consists of lookup tables, multiplexers, gates, and flip-flops. A lookup table is a truth table stored in an SRAM and provides the combinational circuit functions for the logic block. These functions are realized from the lookup table, in the same way that combinational circuit functions are implemented with ROM, as described in [Section 7.5](#). For example, a 16×2 SRAM can store the truth table of a combinational circuit that has four inputs and two outputs. The combinational logic section, along with a number of programmable multiplexers, is used to configure the input equations for the flip-flop and the output of the logic block.

The advantage of using RAM instead of ROM to store the truth table is that the table can be programmed by writing into memory. The disadvantage is that the memory is volatile and presents the need for the lookup table's content to be reloaded in the event that power is disrupted.

The program can be downloaded either from a host computer or from an onboard PROM. The program remains in SRAM until the FPGA is reprogrammed or the power is turned off. The device must be reprogrammed every time power is turned on. The ability to reprogram the FPGA can serve a variety of applications by using different logic implementations in the program.

The design with PLD, CPLD, or FPGA requires extensive computer-aided design (CAD) tools to facilitate the synthesis procedure. Among the tools that are available are schematic entry packages and hardware description languages (HDLs), such as ABEL, Verilog, VHDL, and SystemVerilog. Synthesis tools are available that allocate, configure, and connect logic blocks to match a high-level design description written in HDL. As an example of CMOS FPGA technology, we will discuss the evolution of Xilinx FPGAs.²

² See www.Altera.com for an alternative CMOS FPGA architecture.

Xilinx FPGAs

Xilinx launched the world's first commercial FPGA in 1985, with the vintage XC2000 device family.³ The XC3000 and XC4000 families soon followed, setting the stage for today's Spartan™, Artix™, Kintex™, and Virtex™ device families. Each evolution of devices has brought improvements in density, performance, power consumption, voltage levels, pin counts, I/O support, and functionality. For example, the inaugural Spartan family of devices initially offered a maximum of 40K system gates, but today's Spartan-6 family now offers 150,000 logic cells plus up to 4.8 Mb block RAM. Higher densities are available in the Artix™, Kintex™, and Virtex™ device families.

³ See www.Xilinx.com for detailed, up-to-date information about Xilinx products.

The remainder of this chapter will provide an introduction to the architecture of Xilinx devices. Its objective is to create awareness of important characteristics of FPGAs, as illustrated by the evolution of Xilinx devices, and is not intended to be comprehensive. It presumes some knowledge of CMOS transmission gates, which may not be covered until

later in a curriculum.

Basic Xilinx Architecture

The basic architecture of Spartan and earlier device families consists of an array of configurable logic blocks (CLBs), a variety of local and global routing resources, and input–output (I/O) blocks (IOBs), programmable I/O buffers, and an SRAM-based configuration memory, as shown in [Fig. 7.21](#).




FIGURE 7.21

Basic architecture of Xilinx Spartan and predecessor devices

[Description](#)

Configurable Logic Block (CLB)

Each CLB consists of a programmable lookup table, multiplexers, registers, and paths for control signals, as shown in [Fig. 7.22](#). Two of the function generators (F and G) of the lookup table can generate any arbitrary function of four inputs, and the third (H) can generate any Boolean function of three inputs. The H-function block can get its inputs from the F and G lookup tables or from external inputs. The three function generators can be programmed to generate (1) three different functions of three independent sets of variables (two with four inputs and one with three inputs—one function must be registered within the CLB), (2) an arbitrary function of five variables, (3) an arbitrary function of four variables together with some functions of six variables, and (4) some functions of nine variables.




FIGURE 7.22

CLB architecture

Description

Each CLB has two storage devices that can be configured as edge-triggered flip-flops with a common clock, or, in the XC4000X, they can be configured as flip-flops or as transparent latches with a common clock (programmed for either edge and separately invertible) and an enable. The storage elements can get their inputs from the function generators or from the Din input. The function generators can also drive two outputs (X and Y) directly and independently of the outputs of the storage elements. All of

these outputs can be connected to the interconnect network. The storage elements are driven by a global set/reset during power-up; the global set/reset is programmed to match the programming of the local S/R control for a given storage element.

Distributed RAM

The three function generators within a CLB can be used as either a 16×2 dual-port RAM or a 32×1 single-port RAM. The XC4000 devices do not have block RAM, but a group of their CLBs can form an array of memory. Spartan devices have block RAM in addition to distributed RAM.

Interconnect Resources

A grid of switch matrices overlays the architecture of CLBs to provide general-purpose interconnect for branching and routing signals throughout the device. The interconnect has three types of general-purpose interconnects: single-length lines, double-length lines, and long lines. A grid of horizontal and vertical single-length lines connects an array of switch boxes that provide a reduced number of connections between signal paths within each box, not a full crossbar switch. Each CLB has a pair of three-state buffers that can drive signals onto the nearest horizontal lines above or below the CLB.

Direct (dedicated) interconnect lines provide routing between adjacent vertical and horizontal CLBs in the same column or row. These are relatively high-speed local connections through metal, but are not as fast as a hardwired metal connection because of the delay incurred by routing the signal paths through the transmission gates that configure the path. Direct interconnect lines do not use the switch matrices, thus eliminating the delay incurred on paths going through a switch matrix.⁴

⁴ See Xilinx documentation for the pin-out conventions to establish local interconnects between CLBs.

Double-length lines traverse the distance of two CLBs before entering a switch matrix, skipping every other CLB. These lines provide a more

efficient implementation of intermediate-length connections by eliminating a switch matrix from the path, thereby reducing the delay of the path.

Long lines span the entire array vertically and horizontally. They drive low-skew, high-fan-out control signals. Long vertical lines have a programmable splitter that segments the lines and allows two independent routing channels spanning one-half of the array, but located in the same column. The routing resources are exploited automatically by the routing software. There are eight low-skew global buffers for clock distribution.

The signals that drive long lines are buffered. Long lines can be driven by adjacent CLBs or IOBs and may connect to three-state buffers that are available to CLBs. Long lines provide three-state buses within the architecture and implement wired-AND logic.⁵ Each horizontal long line is driven by a three-state buffer and can be programmed to connect to a pull-up resistor, which pulls the line to a logical 1 if no driver is asserted on the line.

⁵ A wired-AND net is pulled to 0 if any of its drivers is 0.

The programmable interconnect resources of the device connect CLBs and IOBs, either directly or through switch boxes. These resources consist of a grid of two layers of metal segments and programmable interconnect points (PIPs) within switch boxes. A PIP is a CMOS transmission gate whose state (on or off) is determined by the content of a static RAM cell in the programmable memory, as shown in [Fig. 7.23](#). The connection is established when the transmission gate is on (i.e., when a 1 is applied at the gate of the *n*-channel transistor, and a 0 is applied at the gate of the *p*-channel transistor). Thus, the device can be reprogrammed simply by changing the contents of the controlling memory cell.




FIGURE 7.23

RAM cell controlling a PIP transmission gate

The architecture of a PIP-based interconnection in a switch box is shown in [Fig. 7.24](#), which shows possible signal paths through a PIP. The configuration of CMOS transmission gates determines the connection between a horizontal line and the opposite horizontal line and between the vertical lines at the connection. Each switch matrix PIP requires six pass transistors to support full horizontal and vertical connectivity.




FIGURE 7.24

Circuit for a programmable PIP

[Description](#)

I/O Block (IOB)

Each programmable I/O pin has a programmable IOB having buffers for compatibility with TTL and CMOS signal levels. [Figure 7.25](#) shows a simplified schematic for a programmable IOB. It can be used as an input, an output, or a bidirectional port. An IOB that is configured as an input can have direct, latched, or registered input. In an output configuration, the IOB has direct or registered output. The output buffer of an IOB has skew and slew control. The registers available to the input and output path of an IOB are driven by separate, invertible clocks. There is a global set/reset.




FIGURE 7.25

XC4000 series IOB

[Description](#)

Internal delay elements compensate for the delay induced when a clock signal passes through a global buffer before reaching an IOB. This strategy eliminates the hold condition on the data at an external pin. The three-state output of an IOB puts the output buffer in a high-impedance state. The output and the enable for the output can be inverted. The slew rate of the output buffer can be controlled to minimize transients on the power bus when noncritical signals are switched. The IOB pin can be programmed for pull-up or pull-down to prevent needless power consumption and noise.

The devices have embedded logic to support the IEEE 1149.1 (JTAG) boundary scan standard. There is an on-chip test access port (TAP) controller, and the I/O cells can be configured as a shift register. Under testing, the device can be checked to verify that all the pins on a PC board are connected and operate properly by creating a serial chain of all of the I/O pins of the chips on the board. A master three-state control signal puts all of the IOBs in high-impedance mode for board testing.

Enhancements

Spartan chips can accommodate embedded soft cores, and their on-chip distributed, dual-port, synchronous RAM (SelectRAM™) can be used to implement first-in, first-out register files (FIFOs), shift registers, and scratchpad memories. The blocks can be cascaded to any width and depth and located anywhere in the part, but their use reduces the CLBs available for logic. [Figure 7.26](#) displays the structure of the on-chip RAM that is formed by programming a lookup table to implement a single-port RAM with synchronous write and asynchronous read. Each CLB can be programmed as a 16×2 or 32×1 memory.




FIGURE 7.26

Distributed RAM cell formed from a lookup table

[Description](#)

Dual-port RAMs are emulated in a Spartan device by the structure shown in [Fig. 7.27](#), which has a single (common) write port and two asynchronous read ports. A CLB can form a memory having a maximum size of 16×1.

perimeter of IOBs. Those devices supported only distributed memory, whose use reduces the number of CLBs that could be used for logic. Their relatively small amount of on-chip memory limited the devices to applications in which operations with off-chip memory devices do not compromise performance objectives. The Spartan family evolved to support configurable embedded block memory, as well as distributed memory in a new architecture.

Xilinx Spartan II FPGAs

Aside from improvements in speed (200-MHz I/O switching frequency), density (up to 200,000 system gates) and operating voltage (2.5 V), four other features distinguish the Spartan II devices from the predecessor Spartan devices: (1) on-chip block memory, (2) novel architecture, (3) support for multiple I/O standards, and (4) delay locked loops (DLLs).⁶ With six layers of metal for interconnect, devices in this family incorporate configurable block memory in addition to the distributed memory of the previous generations of devices, and the block memory does not reduce the amount of logic or distributed memory that is available for an application. A large on-chip memory can improve system performance by eliminating or reducing the need to access off-chip storage.

⁶ Spartan II devices do not support low-voltage differential signaling (LVDS) or low-voltage positive emitter-coupled logic (LVPECL) I/O standards.

Reliable clock distribution is the key to the synchronous operation of high-speed digital circuits. If the clock signal arrives at different times at different parts of a circuit, the device may fail to operate correctly. Clock skew reduces the available time budget of a circuit by lengthening the setup time at registers. It can also shorten the effective hold-time margin of a flip-flop in a shift register and cause the register to shift incorrectly. At high clock frequencies (shorter clock periods), the effect of skew is more significant because it represents a larger fraction of the clock cycle time. Buffered clock trees are commonly used to minimize clock skew in FPGAs. Xilinx provides all-digital delay-locked loops (DLLs) for clock synchronization or management in high-speed circuits. DLLs eliminate the clock distribution delay and provide frequency multipliers, frequency dividers, and clock mirrors. The top-level tiled architecture introduced by

the Spartan II device, shown in [Fig. 7.28](#), marked a new organization structure of the Xilinx parts. Each of four quadrants of CLBs is supported by a DLL and is flanked by a 4,096-bit block⁷ of RAM, and the periphery of the chip is lined with IOBs.

⁷ Parts are available with up to 14 blocks (56 K bits).




FIGURE 7.28

Spartan II architecture

Each CLB contains four logic cells, organized as a pair of slices. Each

logic cell, shown in [Fig. 7.29](#), has a four-input lookup table, logic for carry and control, and a *D*-type flip-flop. The CLB contains additional logic for configuring functions of five or six inputs.




FIGURE 7.29

Spartan II CLB slice

[Description](#)

The Spartan II part family provided the flexibility and capacity of an on-chip block RAM; in addition, each lookup table could be configured as a 16×1 RAM (distributed), and the pair of lookup tables in a logic cell could be configured as a 16×2 bit RAM or a 32×1 bit RAM.

The IOBs of the Spartan II family were individually programmable to support the reference, output voltage, and termination voltages of a variety of high-speed memory and bus standards. (See [Fig. 7.30](#).) Each IOB had three registers that could function as *D*-type flip-flops or as level-sensitive latches. One register (*TFF*) could be used to register the signal that (synchronously) controls the programmable output buffer. A second register (*OFF*) could be programmed to register a signal from the internal logic. (Alternatively, a signal from the internal logic could pass directly to the output buffer.) The third device could register the signal coming from the I/O pad. (Alternatively, this signal could pass directly to the internal logic.) A common clock drives each register, but each has an independent clock enable. A programmable delay element on the input path could be used to eliminate the pad-to-pad hold time.




FIGURE 7.30

Spartan II IOB

[Description](#)

SPARTAN-6 FPGA Family

A recent addition to the Spartan line of devices is the Spartan-6 FPGA. According to Xilinx product specifications, the Spartan-6 device family is targeted at low-cost, high-volume applications. Its power consumption is half that of previous Spartan families. A suite of thirteen members spans

the family, providing from 3,840 to 147,443 logic cells. [Table 7.7](#) presents significant attributes of devices in the Spartan-6 family. The look-up table (LUT) in this family has six inputs (supporting more complex logic), compared to four in previous generations of Xilinx parts. Each slice contains four LUTs and eight flip-flops. The clock management tile (CMT) contains two digital clock managers (DCMs) and one phase-locked loop (PLL).⁸ They have application in clock synchronization, demodulation, and frequency synthesis. Other attributes of the Spartan-6 family are available in the manufacturer's literature.

⁸ Phase-lock loops reduce clock jitter to increase clock stability.

Table 7.7 *Features of the Spartan-6 device family*

Device	Configurable Logic Blocks (CLBs)					Block RAM Blocks		
	Logic Cells	Slices	Flip-Flops	Max	DSPA1 Slices	18 Kb	Max (Kb)	
				Distributed RAM(Kb)				
XC6SLX4	3,840	600	4,800	75	8	12	210	
XC6SLX9	9,152	1,430	11,440	90	16	32	570	
XC6SLX16	14,579	2,278	18,224	136	32	32	570	
XC6SLX25	24,051	3,758	30,064	229	38	52	930	

XC6SLX45	43,661	6,822	54,576	401	58 116 2,081
XC6SLX75	74,637	11,662	93,296	692	132 172 3,091
XC6SLX100	101,261	15,822	126,576	976	180 268 4,821
XC6SLX150	147,443	23,038	184,304	1,355	180 268 4,821
XC6SLX25T	24,051	3,758	30,064	229	38 52 931
XC6SLX45T	43,661	6,822	54,576	401	58 116 2,081
XC6SLX75T	74,637	11,662	93,296	692	132 172 3,091
XC6SLX100T	101,261	15,822	126,576	976	180 268 4,821
XC6SLX150T	147,443	23,038	184,304	1,355	180 268 4,821

The evolution of devices by Xilinx and other FPGA manufacturers has been driven by the progress in integrated circuit fabrication technology, which has dramatically increased the density of devices. Xilinx now offers device families fabricated in 45 nm technology (Spartan-6, Artix), to those in 16 nm technology (Kintex, Virtex).

Xilinx Virtex FPGAs

The Virtex family is the flagship of Xilinx offerings. Its Virtex Ultrascale™ devices have an architecture with up to 4.4 M logic cells fabricated in a 20 nm CMOS process. The family is said to address four key factors that influence the solution to complex system-level and

system-on-chip designs: (1) the level of integration, (2) the amount of embedded memory, (3) performance (timing), and (4) subsystem interfaces. The family targets applications requiring a balance of high-performance logic, serial connectivity, signal processing, and embedded processing (e.g., wireless communications). Process rules for leading-edge Virtex parts stand at 20 nm, with a 1 V operating voltage. The rules allow up to 330,000 logic cells and over 200,000 internal flip-flops with clock enable, together with over 10 Mb of block RAM, and 550 MHz clock technology packed into a single die.

The Virtex family incorporates physical (electrical) and protocol support for 20 different I/O standards, including LVDS and LVPECL, with individually programmable pins. Up to 12 digital clock managers provide support for frequency synthesis and phase shifting in synchronous applications requiring multiple clock domains and high-frequency I/O. The Virtex architecture is shown in [Fig. 7.31](#), and its IOB is shown in [Fig. 7.32](#). [Table 7.8](#) presents some key features of the device family.




FIGURE 7.31

Virtex overall architecture

[Description](#)




FIGURE 7.32

Virtex IOB block

[Description](#)

Table 7.8 *Features of the Virtex Ultrascale device family*

Device	System Logic Cells (K)	CLB Flip-Flops (K)	CLB LUTs (K)	Max Distributed RAM (Mb)	Total Block RAM (Mb)	Clock Mgmt Tiles (CMTs)	DSP Slices
--------	------------------------	--------------------	--------------	--------------------------	----------------------	-------------------------	------------

VU3P	862	788	394	12.0	25.3	10	2,280
VU5P	1,314	1,201	601	18.3	36.0	20	3,474
VU7P	1,724	1,576	788	24.1	50.6	20	4,560
VU9P	2,586	2,364	1,182	36.1	75.9	30	6,840
VU11P	2,835	2,592	1,296	36.2	70.9	12	2,088
VU13P	3,780	3,456	1,728	48.3	94.5	16	12,288

PROBLEMS

(Answers to problems marked with * appear at the end of the book.)

1. 7.1 The memory units that follow are specified by the number of words times the number of bits per word. How many address lines and input–output data lines are needed in each case?
 1. 8 K×32
 2. 2 G×8
 3. 16 M×32
 4. 256 K×64
2. 7.2 * Give the number of bytes stored in the memories listed in [Problem 7.1](#).
3. 7.3* Word number 565 in the memory shown in [Fig. 7.3](#) contains the binary equivalent of 1,210. List the 10-bit address and the 16-bit memory content of the word.
4. 7.4 Show the memory cycle timing waveforms (see [Fig. 7.4](#)) for the write and read operations. Assume a CPU clock of 2000 MHz and a memory cycle time of 25 ns.
5. 7.5 Write a HDL testbench for the ROM described in [Example 7.1](#). The test program stores the binary equivalent of 710 in address 5 and the binary equivalent of 510 in address 7. Then the two addresses are read to verify their stored contents.
6. 7.6 Enclose the 4×4 RAM of [Fig. 7.6](#) in a block diagram showing all inputs and outputs. Assuming three-state outputs, construct an 8×8 memory using four 4×4 RAM units.
7. 7.7* A 16 K×4 memory uses coincident decoding by splitting the internal decoder into X-selection and Y-selection.

1. What is the size of each decoder, and how many AND gates are required for decoding the address?
 2. Determine the X and Y selection lines that are enabled when the input address is the binary equivalent of 6,000.
8. 7.8* (a) How many 32 K \times 8 RAM chips are needed to provide a memory capacity of 256 K bytes?
1. How many lines of the address must be used to access 256 K bytes? How many of these lines are connected to the address inputs of all chips?
 2. How many lines must be decoded for the chip select inputs? Specify the size of the decoder.
9. 7.9 A DRAM chip uses two-dimensional address multiplexing. It has 13 column address pins, with the row address having one bit more than the column address. What is the capacity of the memory?
10. 7.10* Given the 8-bit data word 01011011, generate the 13-bit composite word for the Hamming code that corrects single errors and detects double errors.
11. 7.11* Obtain the 15-bit Hamming code word for the 11-bit data word 11001001010.
12. 7.12* A 12-bit Hamming code word containing 8 bits of data and 4 parity bits is read from memory. What was the original 8-bit data word that was written into memory if the 12-bit word read out is as follows:
1. 000011101010
 2. 101110000110
 3. 101111110100
13. 7.13* How many parity check bits must be included with the data word to achieve single-error correction and double-error detection when the data word contains

1. 16 bits.
 2. 32 bits.
 3. 48 bits.
14. 7.14 It is necessary to formulate the Hamming code for four data bits, D3, D5, D6, and D7, together with three parity bits, P1, P2, and P4.
1. * Evaluate the 7-bit composite code word for the data word 0010.
 2. Evaluate three check bits, C4, C2, and C1, assuming no error.
 3. Assume an error in bit D5 during writing into memory. Show how the error in the bit is detected and corrected.
 4. Add parity bit P8 to include double-error detection in the code. Assume that errors occurred in bits P2 and D5. Show how the double error is detected.
15. 7.15 Using 64×8 ROM chips with an enable input, construct a 512×8 ROM with eight chips and a decoder.
16. 7.16* A ROM chip of $4,096 \times 8$ bits has two chip select inputs and operates from a 5-V power supply. How many pins are needed for the integrated circuit package? Draw a block diagram, and label all input and output terminals in the ROM.
17. 7.17 The 32×6 ROM, together with the 20 line, as shown in [Fig. P7.17](#), converts a six-bit binary number to its corresponding two-digit BCD number. For example, binary 100001 converts to BCD 0110011 (decimal 33). Specify the truth table for the ROM.




FIGURE P7.17

18. 7.18 Specify the size of a ROM (number of words and number of bits per word) that will accommodate the truth table for the following combinational circuit components:
 1. a binary multiplier that multiplies two 4-bit binary words,
 2. a 4-bit adder–subtractor,
 3. a quadruple two-to-one-line multiplexer with common select and enable inputs, and
 4. a BCD-to-seven-segment decoder with an enable input.
19. 7.19 Tabulate the PLA programming table for the four Boolean functions listed below. Minimize the numbers of product terms.

$$A(x, y, z) = \Sigma(1, 3, 5, 6) \quad B(x, y, z) = \Sigma(0, 1, 6, 7) \quad C(x, y, z) = \Sigma(3, 5)$$

$$D(x, y, z) = \Sigma(1, 2, 4, 5, 7)$$
20. 7.20* Tabulate the truth table for an 8×4 ROM that implements the Boolean functions

$$A(x, y, z) = \Sigma(0, 3, 4, 6) \quad B(x, y, z) = \Sigma(0, 1, 4, 7) \quad C(x, y, z) = \Sigma(1, 5)$$

$$D(x, y, z) = \Sigma(0, 1, 3, 5, 7)$$

Considering now the ROM as a memory. Specify the memory contents at addresses 1 and 4.

21. 7.21 Derive the PLA programming table for the combinational circuit that squares a three-bit number. Minimize the number of product terms. (See [Fig. 7.12](#) for the equivalent ROM implementation.)
22. 7.22 Derive the ROM programming table for the combinational circuit that squares a 4-bit number. Minimize the number of product terms.
23. 7.23 List the PLA programming table for the BCD-to-excess-3-code converter whose Boolean functions are simplified in [Fig. 4.3](#).
24. 7.24 Repeat [Problem 7.23](#), using a PAL.
25. 7.25* The following is a truth table of a three-input, four-output combinational circuit:

Inputs Outputs

x y z A B C D

0 0 0 0 1 0 0

0 0 1 1 1 1 1

0 1 0 1 0 1 1

0 1 1 0 1 0 1

1 0 0 1 1 1 0

1 0 1 0 0 0 1

1 1 0 1 0 1 0

1 1 1 0 1 1 1

Tabulate the PAL programming table for the circuit, and mark the fuse map in a PAL diagram similar to the one shown in [Fig. 7.17](#).

26. 7.26 Using the registered macrocell of [Fig. 7.19](#), show the fuse map for a sequential circuit with two inputs x and y and one flip-flop A described by the input equation

$$DA = x \oplus y \oplus A$$

27. 7.27 Modify the PAL diagram of [Fig. 7.16](#) by including three clocked D -type flip-flops between the OR gates and the outputs, as in [Fig. 7.19](#). The diagram should conform with the block diagram of a sequential circuit. The modification will require three additional buffer-inverter gates and six vertical lines for the flip-flop outputs to be connected to the AND array through programmable connections. Using the modified registered PAL diagram, show the fuse map that will implement a three-bit binary counter with an output carry.

28. 7.28 Draw a PLA circuit to implement the functions

$$F1 = A'B + AC + A'BC' \quad F2 = (AC + AB + BC)'$$

29. 7.29 Develop the programming table for the PLA described in [Problem 7.26](#).
30. 7.30 The memory modeled in [HDL Example 7.1](#) exhibits asynchronous behavior. Write a memory model that is synchronized by a clock signal.

REFERENCES

- 1. Hamming, R. W. 1950. Error Detecting and Error Correcting Codes. *Bell Syst. Tech. J.* 29: 147–160.
- 2. Kitson, B. 1984. *Programmable Array Logic Handbook*. Sunnyvale, CA: Advanced Micro Devices.
- 3. Lin, S. and D. J. Costello, jr. 2004. *Error Control Coding*, 2nd ed., Englewood Cliffs, NJ: Prentice-Hall.
- 4. *Memory Components Handbook*. 1986. Santa Clara, CA: Intel.
- 5. Nelson, V. P., H. T. Nagle, J. D. Irwin, and B. D. Carroll. 1995. *Digital Logic Circuit Analysis and Design*. Upper Saddle River, NJ: Prentice Hall.
- 6. *The Programmable Logic Data Book*, 2nd ed., 1994. San Jose, CA: Xilinx, Inc.
- 7. Tocci, R. J. and N. S. Widmer. 2004. *Digital Systems Principles and Applications*, 9th ed., Upper Saddle River, NJ: Prentice Hall.
- 8. Trimberger, S. M. 1994. *Field Programmable Gate Array Technology*. Boston: Kluwer Academic Publishers.
- 9. Wakerly, J. F. 2006. *Digital Design: Principles and Practices*, 4th ed., Upper Saddle River, NJ: Prentice Hall.

WEB SEARCH TOPICS

- Ferroelectric RAM (FeRAM)
- FPGA
- Gate array
- Phase-Lock Loop
- Programmable array logic
- Programmable logic data book
- RAM
- ROM
- Transceiver

Chapter 8 Design at the Register Transfer Level

Chapter Objectives

1. Know how to use register transfer level (RTL) notation to describe register operations in a clocked sequential circuit.
2. Know how to declare edge-sensitive and level-sensitive (a) procedural blocks in Verilog, or (b) a process in VHDL.
3. Be able to write HDL code to avoid synthesizing accidental latches.
4. Be able to write controller-datapath models to avoid race conditions and mismatches between an HDL model and the circuit produced from it by a synthesis tool.
5. Understand HDL constructs for concurrent assignments.
6. Know which procedural assignment statements have immediate effect, and those which have deferred effect.
7. Know the distinction between blocking and nonblocking assignments in Verilog, or know the distinction between variable and signal assignments in VHDL.
8. Understand the operators in Verilog or VHDL, and know the difference between the logical shift and arithmetic shift operators in Verilog or VHDL.
9. Understand the case and loop constructs in Verilog or VHDL.
10. Be able to construct and use an algorithmic state machine (ASM) chart.
11. Know how to use a systematic, effective, and efficient methodology for datapath and controller design, based on an algorithmic state machine and datapath (ASMD) chart.
12. Know and use some of the fundamental features that distinguish SystemVerilog from Verilog-2005.

8.1 INTRODUCTION

The behavior of many digital systems depends on the history of their inputs, and the conditions that determine their future actions depend on the results of previous actions. Such systems are said to have “memory.” A digital system is a sequential logic system constructed with flip-flops and gates. Sequential circuits can be specified by means of state tables, as shown in [Chapter 5](#). To specify a large digital system with a state table is very difficult, because the number of states can be enormous. To overcome this difficulty, digital systems are designed via a modular approach. The system is partitioned into subsystems, each of which performs some function. The modules are constructed from such digital devices as registers, decoders, multiplexers, arithmetic elements, and control logic. The various modules are interconnected with data paths and control signals to form a digital system. In this chapter, we will introduce a design methodology for describing and designing large, complex digital systems. The chapter concludes with a brief, selective introduction to SystemVerilog.

8.2 REGISTER TRANSFER LEVEL (RTL) NOTATION

The modules of a digital system are best defined by a set of registers and the operations that are performed on the binary information stored in them. Examples of register operations are *load*, *shift*, *clear*, and *increment*.

Registers are assumed to be the basic components of the processor in a digital system. The information flow and processing performed on the data stored in the registers are referred to as *register transfer operations*. We'll see subsequently how a hardware description language (HDL) includes operators that correspond to the register transfer operations of a digital system. A digital system is represented at the *register transfer level* (RTL) when it is specified by the following three elements:

1. The set of registers in the system.
2. The operations that are performed on the data stored in the registers.
3. The control that supervises the sequence of operations in the system.

A hardware register is a connected group of flip-flops that stores binary information and has the capability of performing one or more elementary operations. A *register* can load new information or shift its contents to the right or the left. A *counter* is a register that increments a number by a fixed value (e.g., 1). A flip-flop is a one-bit register that can be set, cleared, or complemented. In fact, the flip-flops and associated gates of any sequential circuit can be called registers by this definition.

The operations executed on the information stored in registers are elementary operations that are performed in parallel on the bits of a data word during one clock cycle. The data produced by the operation may replace the binary information that was in the register before the operation executed. Alternatively, the result may be transferred/copied to another register (i.e., an operation on a register may leave its contents unchanged). The digital circuits introduced in [Chapter 6](#) are registers that implement elementary operations. A counter with a parallel load is able to perform the increment-by-one and load operations. A bidirectional shift register is able

to perform the shift-right and shift-left operations by shifting its contents by one or more bits in a specified direction.

The operations in a digital system are controlled by signals that sequence the operations in a prescribed manner. Certain conditions that depend on results of previous operations may determine the sequence of future operations. The outputs of the control logic of a digital system are binary variables that initiate the various operations in the system's registers and move information along data paths.

Information transfer from one register to another is designated in symbolic form by means of a replacement operator. The statement

$$R2 \leftarrow R1$$

denotes a transfer of the contents of register *R1* into register *R2*—that is, a replacement of the contents of register *R2* by the contents of register *R1*. For example, an eight-bit register *R2* holding the value 01011010 could have its contents replaced by *R1* holding the value 10100101. By definition, the contents of the source register *R1* do not change after the transfer. They are merely copied to *R2*. The arrow symbolizes the transfer and its direction; it points from the register whose contents are being transferred and toward the register that will receive the contents. A control signal would determine when the operation actually executes.

The controller in a digital system is a finite state machine (see [Chapter 5](#)) whose outputs are the control signals governing the register operations. In synchronous machines, the operations are synchronized by the system clock. For example, register *R2* might be synchronized to have its contents replaced at the positive edge of the clock.

A statement that specifies a register transfer operation implies that a datapath (i.e., a set of circuit connections) is available from the outputs of the source register to the inputs of the destination register and that the destination register has a parallel load capability. Data can be transferred serially between registers, too, by repeatedly shifting their contents along a single wire, one bit at a time, taking multiple clock cycles. Normally, we want a register transfer operation to occur, not with every clock cycle, but only under a predetermined condition. A conditional statement governing a register transfer operation is symbolized with an if-then statement such as

If ($T1 = 1$) then ($R2 \leftarrow R1$)

where $T1$ is a control signal generated in the control section. Note that the clock is not included explicitly as a variable in the register transfer statements. It is assumed that all transfers occur at a clock-edge transition (i.e., a transition from 0 to 1 or from 1 to 0). Although a control condition such as $T1$ may become true before the clock transition, the actual transfer does not occur until the clock transition does. The transfers are initiated and synchronized by the action of the clock signal, but the actual transition of the outputs (in a physical system) does not result in instantaneous transitions at the outputs of the registers. Transfers are subject to propagation delays, which depend on the physical characteristics of the transistors implementing the flip-flops of the register and the wires connecting devices. There is always a delay, however small, between a cause and its effect in a physical system. Effects follow causes, and not vice versa.

A comma may be used in RTL notation to separate two or more operations that are executed at the same time (concurrently). Consider the statement

If ($T3 = 1$) then ($R2 \leftarrow R1, R1 \rightarrow R2$)

This statement specifies an operation that exchanges the contents of two registers; moreover, the operation in both registers is triggered by the same clock edge, provided that ($T3 = 1$). This simultaneous (concurrent) operation is possible with hardware registers that have edge-triggered flip-flops controlled by a common clock (synchronizing signal). Other examples of register transfers are as follows:

$R1 \leftarrow R1 + R2$ Add contents of $R2$ to $R1$ ($R1$ gets $R1 + R2$) $R3 \leftarrow R3 + 1$
Increment $R3$ by 1 (count upward) $R4 \leftarrow \text{shr } R4$ Shift right $R4$ $R5 \leftarrow 0$
Clear $R5$ to 0

In hardware, addition is done typically with a binary parallel adder, incrementing is done with a counter, and the shift operation is implemented with a shift register.

The type of operations most often encountered in digital systems can be classified into four categories:

1. Transfer operations, which transfer (i.e., copy) data from one register

to another.

2. Arithmetic operations, which perform arithmetic (e.g., multiplication) on data in registers.
3. Logic operations, which perform bit manipulation (e.g., logical OR) of nonnumeric data in registers.
4. Shift operations, which shift data within a register.

The transfer operation does not change the information content of the data being moved from the source register to the destination register unless the source and destination are the same. The other three operations change the information content during the transfer. The register transfer notation and the symbols used to represent the various register transfer operations are not standardized. In this text, we employ two types of notation. The notation introduced in this section will be used informally to specify and explain digital systems at the register transfer level. The next section introduces the RTL symbols used in HDLs.

8.3 RTL DESCRIPTIONS

VERILOG (Edge- and Level-Sensitive Behaviors)

Verilog descriptions of RTL operations use a combination of dataflow and behavioral constructs to specify the combinational logic functions and register operations implemented by hardware. Two distinctions are important: (1) Register transfers are specified by means of procedural statements within an *edge-sensitive cyclic behavior*, and (2) Combinational circuit functions are specified at the RTL level by means of continuous assignment statements or by procedural assignment statements within a *level-sensitive cyclic behavior*. The language symbol used to designate a register transfer is either an equals sign (=) or an arrow (<=); the symbol used to specify a combinational circuit function is an equals sign.

Synchronization with the clock is represented by associating with an **always** statement an event control expression in which sensitivity to the clock event is qualified by a **posedge** or **negedge** keyword to indicate the active edge of the clock. The **always** keyword indicates that the associated block of statements will be executed repeatedly, for the life of the simulation. The @ operator and the event control expression preceding the block of statements synchronize the execution of the statements to the clock event.

The following examples show the various ways to specify register transfer operation in Verilog:

```
(a) assign S = A + B;                                // Continuous assignment
(b) always @ (A, B)                                   // Level-sensitive cyclic
    S = A + B;                                         // Combinational logic for
(c) always @ (negedge clock)                          // Edge-sensitive cyclic b
    begin
        RA = RA + RB;                                // Blocking procedural assi
        RD = RA;                                     // Register transfer operat
    end
(d) always @ (negedge clock)                          // Edge-sensitive cyclic be
    begin                                              // Concurrent signal assignr
```

```

RA <= RA + RB;           // Nonblocking procedural as
RD <= RA;                // Register transfer operati
end

```

Continuous assignments (e.g., assign $S=A+B$;) are used to represent and specify combinational logic. In simulation, a continuous assignment statement executes when a signal in the expression on the right-hand side changes. The effect of execution is immediate. (The simulation is suspended while the variable on the left-hand side is updated.) Similarly, a level-sensitive cyclic behavior (e.g., **always** @ (A, B)) executes during simulation when a change is detected by its sensitivity list (event control expression). The effect of assignments made by the = operator is immediate. The continuous assignment statement (assign $S=A+B$;) describes a binary adder with inputs A and B and output S . The target operand in a continuous assignment statement (S in this case) cannot be a register data type, but must be a type of net, for example, **wire**. The procedural assignment made in the level-sensitive cyclic behavior in the second example shows an alternative way of specifying a combinational circuit for addition. Within the cyclic behavior, the mechanism of the sensitivity list ensures that the output, S , will be updated whenever A , or B , or both change.

Two kinds of procedural assignments can be made in a Verilog procedural statement: *blocking* and *nonblocking*. They are distinguished by their symbols and by their operation. *Blocking* assignments use the equals symbol (=) as the assignment operator, and *nonblocking* assignments use the left arrow (<=) as the operator. Blocking assignment statements are executed *sequentially* in the order that they are listed in a sequential block; when they execute, they have an immediate effect on the contents of memory before the next statement can be executed.

Nonblocking assignments (<=) are made *concurrently*. A simulator implements this feature by evaluating the expression on the right-hand side of each nonblocking assignment in the list of such statements before making the assignment to their left-hand sides. Consequently, *there is no interaction between the result of any assignment and the evaluation of an expression affecting another assignment*. Also, the statements associated with an edge-sensitive cyclic behavior do not begin executing until the indicated edge-sensitive event occurs. Consider (c) in the example of a blocking assignment given above. In the list of blocking procedural assignments, the first statement transfers the sum ($RA+RB$) to RA , and the

second statement transfers the new value of *RA* into *RD*. The value in *RA* after the clock event is the sum of the values in *RA* and *RB* immediately before the clock event. At the completion of the operation, both *RA* and *RD* hold the same value. In the nonblocking procedural assignment ((d) above), the two assignments are performed concurrently, so that *RD* receives the original value of *RA*. The activity in both examples is launched by the clock undergoing a falling edge transition.

The registers in a system are clocked simultaneously (concurrently). The *D* input of each flip-flop determines the value that will be assigned to its output, independently of the input to any other flip-flop. To ensure synchronous operations in RTL design, and to ensure a match between an HDL model and the circuit synthesized from the model, it is necessary that nonblocking procedural assignments be used for all variables that are assigned a value within an edge-sensitive cyclic behavior. The nonblocking assignment that appears in an edge-sensitive cyclic behavior models the behavior of the hardware of a synchronous sequential circuit accurately. In general, the blocking assignment operator (=) is used in a procedural assignment statement only when it is necessary to specify a sequential ordering of multiple assignment statements, as in a testbench or in combinational logic.

Practice Exercise 8.1–Verilog

1. If *RA*, *RB*, and *RD* are four-bit registers, and *RA*=0001 and *RB*=0010 immediately before the active edge of the clock, what are the contents of *RA* and *RD* immediately after the clock if the following register operations are executed?

RA <= *RA*+*RB*; *RB* <= *RA*;

Answer: *RA*=0011; *RB*=0001;

VHDL (Edge- and Level-Sensitive Processes)

VHDL descriptions of RTL operations use a combination of dataflow and behavioral constructs to specify the combinational logic functions and register operations implemented by hardware. Two distinctions are important: (1) Combinational circuit functions are specified at the RTL-level by means of concurrent signal assignment statements or by sequential signal assignments, that is, signal assignment statements made within a *level-sensitive process*,¹ and (2) register transfers are specified by means of procedural statements within an edge-sensitive process.

¹ Concurrent signal assignments are those which are made within the body of an architecture. The statements within a process are executed in the sequence in which they are listed, and assignments to signals are referred to as sequential signal assignments.

Synchronization with the clock is represented by a sensitivity list that contains a clock signal, and by following the sensitivity list with an **if** statement whose primary clause decodes any asynchronous control signals, and whose secondary clause decodes the clock event to determine whether there was a rising or falling edge. The process executes repeatedly, subject to its sensitivity list, just as the registers of a digital system respond to the clock signal. The following examples show various ways to specify register transfer operations in VHDL:

```
(a) S <= A + B;                                // Concurrent signal assignment
(b) process (A, B) begin                        // Level-sensitive process
    S <= A + B;
end process;
(c) process (clock) begin
    if clock'event and clock = '0' then begin
        VRA := VRA + VRB;                        // Variable assignment
        VRD := VRA;
        RA <= VRA + VRB;                          // Signal assignment
        RD <= VRA;
    end
end process;
(d) process (clock) begin
    RA <= RA + RB;
    RD <= RA;
end process;
```

Concurrent signal assignments generally represent and specify (implicitly) combinational logic. An exception is a conditional signal assignment having feedback. For example, the conditional signal assignment `q <= D when enable = '1' else q <= q;` implies the behavior of a transparent

latch. In simulation, a concurrent signal assignment executes when the expression on the right-hand side changes. The effect of execution is immediate. (The signal on the left-hand side is updated immediately, at the current time step of the simulator.) Sequential signal assignments (in a process) are updated after the process executes the last statement. Similarly, a level-sensitive process, (e.g., **process** (*A*, *B*)) executes in simulation when a change is detected in a signal in its sensitivity list.

In simulation, a *variable assignment statement* assigns value to a variable immediately, before the next statement executes. In contrast, a *sequential signal assignment statement* schedules an assignment to the left-side signal, *but the assignment is not made until the process has evaluated its last statement*.

The actions of scheduling and assignment do not occur simultaneously. A simulator's event scheduling mechanism assures that all *variable* assignments caused by executing the process will be scheduled in the order they are generated, immediately (i.e., at the current time step of the simulator), but before any signal assignment statement assigns value. Consequently, the results of a signal assignment affect only subsequent executions of the process, but not the execution in which they are generated. If multiple statements assign value at the same time to the same signal in a process, the last such statement determines the result.

The concurrent signal assignments in (a) and (b) above update the value of *S* immediately, assigning the sum of *A* and *B* to *S*. In (c), *VRA* and *VRB* are assumed to be previously declared variables. The variable *VRA* is updated immediately; then *VRD* is updated with the new value of *VRA*. The process in (c) launches at the falling edge of *clock*. In (d), note that the assignments to *RA* and *RD* are made after the process executes the last statement. *RA* gets the sum *RA*+*RB* based on values of *RA* and *RB* at the clock event, and *RD* gets the value of *RA* at the clock event.

Two kinds of assignments may be made in a process: a variable assignment and a signal assignment. Variable assignments use the symbol **:=**, and signal assignments use the **<=** symbol. A list of signal assignments in a process is processed (evaluated) sequentially, but the assignments are not made until the process completes. In effect, both kinds of statements execute sequentially, but they differ in the assignment of their effects. Variable assignment statements have an immediate effect; signal assignment statements have a deferred effect. Consequently, there is no

interaction between the result of a signal assignment and the evaluation of an expression affecting another assignment. These distinctions enable a simulator to mimic the concurrent activity of a hardware circuit.

The registers in a system are clocked simultaneously (concurrently) by a common (shared) clock.² The *D* input of each flip-flop determines the value that will be assigned to its output, independently of the input to any other flip-flop. To ensure synchronous operation in RTL design, and to ensure a match between a VHDL model and the circuit synthesized from the model, it is necessary that signal assignments be used for all signals that are assigned a value within an edge-sensitive process. The signal assignment mechanism that appears in a process models the behavior of the hardware of a synchronous sequential circuit accurately. In general, the variable assignment operator is used only when it is necessary to specify a sequential ordering of multiple variable assignment statements, such as in a testbench or in level-sensitive (combinational) logic. Otherwise, remember to use only signal assignments.

² Synchronizers are used when a system has multiple clock domains [5].

Practice Exercise 8.2 – VHDL

1. Suppose *VRA*, *VRB*, and *VRD* are four-bit variables, and *RA*, *RB*, and *RD* are four-bit signals. If *VRA*=0001 and *VRB*=0010 immediately before the active edge of the clock, what are the contents of *VRA*, *VRD*, *RA*, and *RD* immediately after the clock if the following operations are executed?

```
VRA := VRA + VRB;  
VRD := VRA;  
RA  <= VRA;  
RD  <= VRA;
```

Answer: *VRA*=0011; *VRD*=0011; *RA*=0011; and *RD*=0011.

Operators

Verilog

Verilog operators and their symbols are listed in [Table 8.1](#). The arithmetic, logic, bitwise or reduction, and shift operators describe register transfer operations. The logical, relational, and equality operators specify control conditions and have Boolean expressions as their arguments. Operators in the same precedence group have the same precedence.

The operands of the arithmetic operators are numbers in a binary format. The +, −, *, and / operators form the sum, difference, product, and quotient, respectively, of a pair of operands. The exponentiation operator (**) was added to the language in 2001 and forms a double-precision floating-point value from a base and exponent having a real, integer, or signed value. Negative numbers are represented in 2's-complement form. The modulus operator produces the remainder from the division of two numbers. For example, 14 % 3 evaluates to 2.

There are two types of operators for binary words: bitwise and reduction. The bitwise operators perform a bit-by-bit operation on two vector operands to form a vector result. They take each bit in one operand and perform the operation with the corresponding bit in the other operand. The same symbol (e.g., &) is used for both operations, and the effect is determined by the context in which the symbol is used. Note that reduction NAND is not listed in the table. By combining reduction AND with negation the effect of reduction NAND can be obtained. Similarly for reduction NOR.

Negation (~) is a unary operator; it complements the bits of a single vector operand to form a vector result. The reduction operators are also unary, acting on a single operand and producing a scalar (one-bit) result. They operate pairwise on the bits of a word, from right to left, and yield a one-bit result. For example, the reduction NOR (~|) results in 0 with operand 00101 and in 1 with operand 00000. The result of applying the NOR operation on the first two bits is used with the third bit, and so forth.

Negation is not used as a reduction operator—its operation on a vector produces a vector by complementing each bit of the operand. Truth tables for the bitwise operators acting on a pair of scalar operands are the same as those listed in [Table 4.9](#) in [Section 4.12](#) for the corresponding Verilog

primitive (e.g., the **and** primitive and the **&** bitwise operator have the same truth table). The output of an AND gate with two scalar inputs is the same as the result produced by operating on the two bits with the **&** operator.

Table 8.1 Verilog 2001, 2005 HDL Operators

Operator Type	Symbol	Operation Performed	Priority Group
Arithmetic	+	addition	1 (unary), 4 (binary)
	−	subtraction	1 (unary), 4 (binary)
	*	multiplication	3
	/	division	3
	**	exponentiation	2
	%	modulus	2
Bitwise or Reduction	~	negation (complement)	1
	&, ~&	AND, NAND (reduction)	1

	,~	OR, NOR (reduction)	1
	^, ~^	XOR, XNOR (reduction)	1
	^, ~^, ^~	XOR, XNOR (binary)	9
Logical	!	negation	1
	&&	AND (binary)	11
		OR (binary)	12
	&	AND (binary)	8
		OR (binary)	10
Shift	>>	logical right shift	5
	<<	logical left shift	5
	>>>	arithmetic right shift	5
	<<<	arithmetic left shift	5

Relational	>	greater than	6
	<	less than	6
	<=	less than or equal	6
	>=	greater than or equal	6
Equality	==	equality	7
	!=	inequality	7
	===	case equality	7
	!==	case inequality	7
Conditional	? :	ternary selection	13
Concatenation	{ } { { } }	joins operands	14

Practice Exercise 8.3 – Verilog

1. Write a continuous assignment statement to form the bitwise NOR of A and B;

Answer: `assign Y <= ~(A|B);`

The logical and relational operators are used to form Boolean expressions and can take variables or expressions as operands. (*Note:* A single variable

is also an expression.) Used basically for determining true or false conditions, the logical and relational operators evaluate to 1 if the condition expressed is true and to 0 if the condition is false. If the condition is ambiguous, they evaluate to x. An operand evaluates to 0 if the value of the variable is equal to 0 and to 1 if the value is not equal to 0. For example, if $A=1010$ and $B=0000$, then the expression A has the Boolean value 1 (the number is not equal to 0) and the expression B has the Boolean value 0. Results of other operations with these values of A and B are as follows:

$A \ \&\& \ B = 0$ // Logical AND: $(1010) \ \&\& \ (0000) = 0$

$A \ \& \ B = 0000$ // Bitwise AND: $(1010) \ \& \ (0000) = (0000)$

$A \ || \ B = 1$ // Logical OR: $(1010) \ || \ (0000) = 1$

$A \ | \ B = 1010$ // Bitwise OR: $(1010) \ | \ (0000) = (1010)$

$!A = 0$ // Logical negation $!(1010) = !(1) = 0$

$\sim A = 0101$ // Bitwise negation $\sim(1010) = (0101)$

$!B = 1$ // Logical negation $!(0000) = !(0) = 1$

$\sim B = 1111$ // Bitwise negation $\sim(0000) = 1111$

$(A > B) = 1$ // is greater than

$(A == B) = 0$ // identity (equality)

The relational operators `==` and `!=` test for bitwise equality (identity) and inequality in Verilog's four-valued logic system. For example, if `A=0xx0` and `B=0xx0`, the test `A==B` would evaluate to true, but the test `A===B` would evaluate to `x`.

Verilog 2001 has logical and arithmetic shift operators. The logical shift operators shift a vector operand to the right or the left by a specified number of bits. The vacated bit positions are filled with zeros, regardless of the direction of the shift. For example, if `R=11010`, then the statement

```
R = R >> 1;
```

shifts `R` to the right one position and produces the result `01101`. In contrast, the arithmetic right-shift operator fills the vacated cell (the most significant bit (MSB)) with its original contents when the word is shifted to the right. The arithmetic left-shift operator fills the vacated cell with a 0 when the word is shifted to the left. The arithmetic right-shift operator is used when the sign extension of a number is important. If `R=11010`, then the statement

```
R >>> 1;
```

produces the result `R=11101`; if `R=01101`, it produces the result `R=00110`. There is no distinction between the logical left-shift and the arithmetic left-shift operators.

Practice Exercise 8.4 – Verilog

1. If `R=1001`, what is the value of `R` after the following statement executes?

```
R = R >>> 2;
```

Answer: `R=1110`

The Verilog concatenation operator provides a mechanism for appending multiple operands. It can be used to specify a shift, including the bits transferred into the vacant positions. This aspect of its operation was shown in [HDL Example 6.1](#) for the shift register.

Practice Exercise 8.5 – Verilog

1. If $A=0101$ and $B=1010$, find the result produced by $R=\{ B, 2'b11, A \}$.

Answer: $R=1010110101$

Verilog specifies that expressions are evaluated from left to right, and their operators associate from left to right (with the exception of the conditional operator) according to the precedence shown in [Table 8.1](#). For example, in the expression $A+B-C$, the value of B is added to A , and then C is subtracted from the result. In the expression $A+B/C$, the value of B is divided by C , and then the result is added to A , because the division operator ($/$) has a higher precedence than the addition operator ($+$). Use parentheses to establish precedence and clarify intent. For example, the result produced by the expression $(A+B)/C$ is not the same as that gotten from the expression $A+B/C$.

Table 8.2 Verilog Operator Precedence

$+ \ - \ ! \ \sim \ \& \ \sim\& \ | \ \sim \ |l \sim ll \sim$ (unary) Highest precedence

$**$

$* \ / \ \%$

$+2$ (binary)

$VW \lll \ggg$

<< = >>=

== != == != ==

& (binary) (Bitwise, Reduction
AND)

^^~ ~^ (binary) (Bitwise, Reduction
OR)

| (binary)

&& (logical AND)

||(logical OR)

?: (conditional operator)

{ } { { } } (concatenation)

Lowest precedence

VHDL

[Table 4.12](#) presented the predefined operators of VHDL. The binary logical operators are used to form Boolean expressions and can be Boolean, Boolean vector, and bit vector operands. The type of the result is the same as the type of the operands. Used for determining TRUE or FALSE condition, the logical operator evaluates to TRUE if the operand expression is true, and FALSE if the operand evaluates to false. If the expression is ambiguous, they evaluate to x. With operands A='1010' and B='0000", here are some: examples of operations:

Operation	Result	Operation
A and B	0000	Bitwise AND
A or B	1010	Bitwise OR
not A	-- Logical negation	
A>B	-- Greater than	TRUE Relational greater than
A=B	-- Equals	FALSE Relational identity

VHDL has logical and arithmetic shift operators. The logical shift operators shift a vector operand to the right or left by a specified number of bits. For both operators, the vacated bit positions are filled with 0s. For example, if R=11010, then the statement *R srl 1* shifts *R* to the right one position. The value that results from the shift-right-logical operation (11010 **srl** 1 is 01101). In contrast, the arithmetic right-shift operator (**sra**) fills the vacated cell (the MSB) with its original contents when the word is shifted to the right. The result of the **sra** operation is 11101. If R=01101 the result of the **sra** operation is 00110. The arithmetic left-shift operator fills the LSB of a word with a 0 when the word is shifted to the left.[3](#)

[3](#) The **sll** and **sla** operators produce identical results.

Practice Exercise 8.6 – VHDL

1. If $R=1001$, what is the value of R after the following statement executes?

$R=R \text{ sra } 2;$

Answer: $R=1110$

The VHDL concatenation operator provides a mechanism for appending multiple operands. It can also be used to specify a shift, including the bits transferred into the vacant positions. This aspect of the concatenation operation was shown in [HDL Example 6.1](#).

Practice Exercise 8.7 – VHDL

1. If $A=0101$ and $B=1010$, Find the result produced by $R=B \& A$.

Answer: $R=10100101$

VHDL specifies that expressions are evaluated from left to right and their operators associate from left to right, according to the precedence shown in [Table 4.12](#). For example, in the expression $A+B-C$, the value of B is added to A , and then C is subtracted from the result. In the expression $A+B/C$, the value of B is divided by C , then the result is added to A , because the division operator ($/$) has a higher precedence than the addition operator ($+$). Use parentheses to establish precedence and clarify intent. For example, the result produced by the expression $(A+B)/C$ is not the same as the result produced by $A+B/C$.

Loop Statements

Loop statements govern repeated execution of procedural statements in Verilog behaviors and in VHDL processes.

Verilog

Verilog HDL has four types of loops that execute procedural statements repeatedly: *repeat*, *forever*, *while*, and *for*. Looping statements may appear only inside an **initial** or **always** block.

The **repeat** loop executes the associated statements, unconditionally, for only a specified number of times. The following clock generator is an example that was used previously:

```
initial
begin
  clock = 1'b0;
  repeat (16) #5 clock = ~ clock;
end
```

This code initializes *clock* and then toggles the clock 16 times to produce eight clock cycles with a cycle time of 10 time units.

Practice Exercise 8.8 – Verilog

1. Draw the waveform of the signal produced by the following procedural statement:

```
initial
begin
  clock = 1'b1;
  repeat (12) #10 clock = ~ clock;
end
```

Answer: [Figure PE 8.8](#)




FIGURE PE 8.8

The **forever** loop causes unconditional, repetitive execution of a procedural statement or a block of procedural statements, without termination, for the life of the simulation. For example, the following loop produces a continuous, free-running clock that will run for the duration of simulation and have a cycle time of 20 time units:

```
initial  
  begin  
    clock = 1'b0;  
    forever #10 clock = ~ clock;  
  end
```

The **while** loop *conditionally* executes a statement or a block of statements repeatedly while an expression is true. If the expression is false to begin with, the statement is skipped and is never executed. The following example illustrates the use of the **while** loop:

```
integer count;  
initial  
  begin  
    count = 0;  
    while (count < 64)  
      #5 count = count + 1;  
  end
```

The value of *count* is incremented from 0 to 63. Each increment is delayed by five time units, and the loop exits at the count of 64.

In looping statements, the **integer** data type can index the loop. Integers are declared with the keyword **integer**, as in the previous example. Although it is possible to use a **reg** variable to index a loop, sometimes it is more convenient to declare an integer variable, rather than a **reg**, for counting purposes. Variables declared as data type **reg** are stored as unsigned numbers. Those declared as data type **integer** are stored as signed numbers in 2's-complement format. The default width of an integer is a minimum of 32 bits, which has implications for synthesis.

The **for** loop is a compact way to express the operations implied by a list of statements whose variables are indexed. The **for** loop contains three parts separated by two semicolons:

- An initial condition.
- An expression to check for the terminating condition.
- An assignment to change the control variable.

The following is an example of a **for** loop:

```
for (j = 0; j < 8; j = j + 1)
  begin
    // procedural statements go here
  end
```

The **for** loop statement repeats the execution of the procedural statements eight times. The control variable is *j*, the initial condition is *j*=0, and the loop is repeated as long as *j* is less than 8. After each execution of the loop statement, the value of *j* is incremented by 1.

VHDL

Loop statements govern the sequence in which VHDL statements within a process are executed. Loop statements may appear only in a **process**. VHDL has three types of loops that repeatedly execute sequential statements within a **process**. The simplest of these has the following syntax:

```
loop
  procedural statements
end loop;
```

The loop will execute without end unless a condition within the procedural statements causes termination. Termination can be caused by executing the **exit** statement, which terminates the loop unconditionally. The statements being executed in a loop will be aborted if the **next** statement is encountered. It causes the remaining statements to be skipped and begins executing the next iterant of the loop, but does not terminate the loop.

A **for** loop has the syntax below:

```
for identifier in range loop
  Procedural Statements
end loop;
```

This form of loop executes conditionally, subject to the value of identifier being within a specified range.

Practice Exercise 8.9 – VHDL

1. Draw the waveform of the signal produced by the following statements:

```
variable k: integer;  
begin  
  k := 0;  
  clock <= 0;  
  for k in range 0 to 3 loop  
    clock = not clock after 5 ns;  
    k := k + 1;  
  end loop;
```

Answer: [Figure PE 8.9](#)




FIGURE PE 8.9

A **while** loop also executes conditionally, as governed by the syntax below:

```
while Boolean_Expression loop  
  Procedural_Statements  
end loop;
```

The **while** loop executes repeatedly, provided that a Boolean expression is TRUE. If the expression is FALSE when the statement is encountered, the statement will be skipped.

HDL Example 8.1 (Decoder)

Verilog

A Verilog description of a two-to-four-line decoder using a **for** loop is shown below. Since output *Y* is evaluated in a procedural statement, it must be declared as type **reg**. The control variable for the loop is the **integer** *k*. When the loop is expanded (unrolled), we get the following four conditions (*IN* and *Y* are in binary, and the index for *Y* is in decimal):

- if *IN* = 00 then *Y*(0) = 1; else *Y*(0) = 0;
- if *IN* = 01 then *Y*(1) = 1; else *Y*(1) = 0;
- if *IN* = 10 then *Y*(2) = 1; else *Y*(2) = 0;
- if *IN* = 11 then *Y*(3) = 1; else *Y*(3) = 0;

```
// Description of 2 × 4 decoder using a for loop statement
module decoder (IN, Y);
  input          [1: 0] IN; // Two binary inputs
  output         [3: 0] Y;  // Four binary outputs
  reg            [3: 0] Y;
  integer        k;        // Control (index) variable for loop
  always @ (IN)
    for (k = 0; k <= 3; k = k + 1)
      if (IN == k) Y[k] = 1;
      else Y[k] = 0;
endmodule
```

VHDL

```
// Description of 2 × 4 decoder using a for loop statement
entity decoder is
  port (IN: in Std_Vector_Logic_(1 downto 0); Y: out Std_Vector_
end decoder;

architecture Behavioral of decoder is
  integer k;
begin
  process (IN) begin
```

```

    for k in 0 to 3 loop
        if IN = k then Y(k) <= 1; else Y(k) <= 0;
        end if;
    end loop;
end process;
end Behavioral

```

Logic Synthesis with HDLs

Logic synthesis transforms an HDL model of a logic circuit into an optimized netlist of gates and registers that perform the operations specified by the source code. There are various target technologies that implement the synthesized design in hardware. The effective use of an HDL description requires that designers adopt a vendor-specific style suitable for their particular synthesis tools. The type of ICs that implement the design may be an application-specific integrated circuit (ASIC), a programmable logic device (PLD), or a field-programmable gate array (FPGA). Logic synthesis is widely used in industry to design and implement large circuits efficiently, correctly, and rapidly. Logic synthesis tools interpret the source code of the HDL and translate it into an optimized gate structure, accomplishing (correctly) all of the work that would be done by manual methods using Karnaugh maps.

Verilog

Designs written in Verilog or a comparable language for the purpose of logic synthesis tend to be at the register transfer level. This is because the Verilog constructs used in an RTL description can be converted into a gate-level description in a straightforward manner. The following examples discuss how a logic synthesizer can interpret a Verilog construct and convert it into a structure of gates.

A Verilog continuous assignment (**assign**) statement represents a Boolean equation for a combinational logic circuit. A continuous assignment with a Boolean expression for the right-hand side of the assignment statement is synthesized into the corresponding gate circuit implementing the expression. An expression with an addition operator (+) is interpreted as a binary adder using full-adder circuits. An expression with a subtraction operator (−) is converted into a gate-level subtractor consisting of full

adders and exclusive-OR gates ([Fig. 4.13](#)). A statement with a conditional operator such as

```
assign Y = S ? In_1 : In_0;
```

translates into a two-to-one-line multiplexer with control input *S* and data inputs *In_1* and *In_0*. A statement with multiple conditional operators specifies a larger multiplexer.

A cyclic behavior (**always begin . . . end**) may imply a combinational or sequential circuit, depending on whether the event control expression is level sensitive or edge sensitive. A synthesis tool will interpret as combinational logic a level-sensitive cyclic behavior whose event control expression is sensitive to every variable that is referenced within the behavior (e.g., by the variable's appearing in the right-hand side of an assignment statement). The event control expression in a description of combinational logic may not be sensitive to an edge of any signal. For example,

```
always @ (In_1 or In_0 or S) // Alternative: @, In_0, S)
if (S) Y = In_1;
else Y = In_0;
```

translates into a two-to-one-line multiplexer. As an alternative, the **case** statement may be used to imply large multiplexers. The **case** statement treats the logic values *x* and *z* as don't-cares when they appear in either the case expression or a case item.

An edge-sensitive cyclic behavior (e.g., **always @ (posedge clock) begin . . . end**) specifies a synchronous (clocked) sequential circuit. The implementation of the corresponding circuit consists of *D* flip-flops and the gates that implement the synchronous register transfer operations specified by the statements associated with the event control expression. Examples of such circuits are registers and counters. A sequential circuit description with a **case** statement translates into a control circuit with *D* flip-flops and gates that form the inputs to the flip-flops. Thus, each statement in an RTL description is interpreted by the synthesizer and assigned to a corresponding gate and flip-flop circuit. For synthesizable sequential circuits, the event control expression must be sensitive to the positive or the negative edge of the clock (synchronizing signal), but not to both.

VHDL

Logic synthesis tools associate VHDL concurrent signal assignment statements with combinational logic. The Boolean expressions on the right-hand side are translated into an optimized netlist, quickly accomplishing, without error, the work that could be done by manual methods using Karnaugh maps. The resulting designs tend to be at the register transfer level because VHDL operators and constructs have a direct correspondence to gate structures. For example, expressions with the + sign will be implemented with a binary adder. A conditional signal assignment, such as `Y <= In_0 when S = 1; else In_1;` will translate into a two-channel multiplexer controlled by S.

VHDL processes will translate into combinational or sequential circuits, depending on whether they imply combinational or sequential behavior. A level-sensitive process whose sensitivity list includes all of the variables that are read within the process implies combinational logic, provided that the signals that are assigned value within the process are assigned value by every path through the logic. Otherwise, the code may imply the need for a transparent latch. A feedback path within a process or a conditional signal assignment statement implies a latch. For example: `Y <= Data when En = 1; else Y;` will synthesis to a transparent latch. A common mistake is to fail to have a complete sensitivity list, which leads to synthesis of unwanted latches.

Flowchart for Design

A simplified flowchart of the process used by industry to design digital systems is shown in [Fig. 8.1](#). The RTL description of the HDL design is simulated and checked for proper operation. Its operational features must match those given in the specification for the behavior of the circuit. The testbench provides the stimulus signals to the simulator. If the result of the simulation is not satisfactory, the HDL description is corrected and checked again. After the simulation run shows a valid design, the RTL description is ready to be compiled by the logic synthesizer. All errors (syntax and functional) in the description must be eliminated before synthesis. The synthesis tool generates a netlist equivalent to a gate-level

description of the design as it is represented by the model. If the model fails to express the functionality of the specification, the circuit will fail to do so also. Successful synthesis does not guarantee a correct design.




FIGURE 8.1

A simplified flowchart for HDL-based modeling, verification, and synthesis

Description

The design process requires that the gate-level circuit is simulated with the same set of stimuli used to check the RTL design. If any corrections are needed, the process is repeated until a satisfactory simulation is achieved. The results of the two simulations are compared to see if they match. If they do not, the designer must change the RTL description to correct any errors in the design. Then the description is compiled again by the logic synthesizer to generate a new gate-level description. Once the designer is satisfied with the results of all simulation tests, the design of the circuit is ready for physical implementation in a technology (e.g., a FPGA). In practice, additional testing will be performed to verify that the timing specifications of the circuit can be met in the chosen hardware technology. That task is not within the scope of this text.

Logic synthesis provides several advantages to the designer. It takes less time to write an HDL description and synthesize a gate-level realization than it does to develop the circuit by manual entry from K-maps, truth tables, or logic diagrams. The ease of changing an HDL model facilitates exploration of design alternatives. It is faster, easier, less expensive, and less risky to check the validity of the design by simulation than it is to produce a hardware prototype for evaluation. A schematic and the database for fabricating the integrated circuit can be generated automatically by synthesis tools. The HDL model can be compiled by different tools into different technologies (e.g., ASIC cells or FPGAs), providing multiple returns on the investment made to create and verify the model.

HDLs do not provide foolproof methodology to design logic circuits. The languages allow syntactically correct description of logic circuits that have no counterpart in reality. We will restrict our examples to those that demonstrate sound coding practices, and not consider purely academic examples of HDL code. It is important that students learn to write synthesizable HDL code.

8.4 ALGORITHMIC STATE MACHINES (ASMS)

The binary information stored in a digital system can be classified as either data or control information. Data are discrete elements of information (binary words) that are manipulated by performing arithmetic, logic, shift, and other similar data-processing operations. These operations are implemented with digital hardware components such as adders, decoders, multiplexers, counters, and shift registers. Control information provides command signals that coordinate and execute the various operations in the data section of the machine in order to accomplish the desired data-processing tasks.

The design of the logic of a digital system can be divided into two distinct efforts. One is concerned with designing the digital circuits that perform the data-processing operations. The other is concerned with designing the control circuits that determine the sequence in which the various manipulations of data are performed.

The relationship between the control logic and the data-processing operations in a digital system is shown in [Fig. 8.2](#). The data-processing path, commonly referred to as the *datapath unit*, manipulates data in registers according to the system's requirements. The *control unit* issues a sequence of commands to the datapath unit. Note that an internal feedback path from the datapath unit to the control unit provides status conditions that the control unit uses together with the external (primary) inputs to determine the sequence of control signals (outputs of the control unit) that direct the operation of the datapath unit. We'll see later how to correctly model this feedback relationship with an HDL.




FIGURE 8.2

Control and datapath interaction

The control logic that generates the signals for sequencing the operations in the datapath unit is a finite state machine (FSM), that is, a synchronous sequential circuit. The control commands for the system are produced by the FSM as functions of (1) the primary inputs, (2) the status signals, and (3) the state of the machine. In a given state, the outputs of the controller are the inputs to the datapath unit and determine the operations that it will execute. Depending on its present state, external inputs, and the status conditions of the datapath,⁴ the FSM goes to its next state to initiate other operations. The digital circuits that act as the control logic provide a time sequence of signals for initiating the operations in the datapath and also determine the next state of the control subsystem itself.

⁴ For example, a status signal could indicate that the contents of a register are valid and therefore ready to be read.

The control sequence and datapath tasks of a digital system are specified by means of a hardware algorithm. An algorithm consists of a finite number of procedural steps that specify how to obtain a solution to a

problem. A hardware algorithm is a procedure for solving the problem with a given piece of equipment. The most challenging and creative part of digital design is the formulation of hardware algorithms for achieving required objectives. The goal is to implement the algorithms in silicon as an integrated circuit.

A flowchart is a convenient way to specify the sequence of procedural steps and decision paths for an algorithm. A flowchart for a hardware algorithm translates the verbal instructions to an information diagram that enumerates the sequence of operations together with the conditions necessary for their execution. An *algorithmic state machine* (ASM) chart is a special-purpose flowchart that has been developed to specifically define algorithms for execution on digital hardware. A *state machine* is another term for a sequential circuit, which is the basic structure of a digital system.

ASM Chart

An ASM chart resembles a conventional flowchart, but it is interpreted somewhat differently. A conventional flowchart describes the procedural steps and decision paths of an algorithm in a sequential manner, without taking into consideration their time relationship. The ASM chart describes the sequence of events, that is, the ordering of events in time, as well as the timing relationship between the states of a sequential controller and the events that occur while going from one state to the next (i.e., the events that are synchronous with changes in the state). The chart is adapted to specify accurately the control sequence and datapath operations in a digital system, taking into consideration the constraints of digital hardware.

An ASM chart is composed of three basic elements: the state box, the decision box, and the conditional box. The boxes themselves are connected by directed edges indicating the sequential precedence and evolution of the states as the machine operates. There are various ways to attach information to an ASM chart. In one, a state in the control sequence is indicated by a state box, as shown in [Fig. 8.3\(a\)](#). The shape of the state box is a rectangle within which are written register operations that occur when the state transitions to its next state, or the names of output signals that the control generates while being in the indicated state. They govern the register operations that execute at the clock edge causing a state transition.

The state is given a symbolic name, which is placed within the upper left corner of the box. The binary code assigned to the state is placed at the upper right corner. (The state symbol and code can be placed in other places as well.) [Figure 8.3\(b\)](#) gives an example of a state box. The state has the symbolic name *S_pause*, and the binary code assigned to it is 0101. Inside the box is written the register operation $R \leftarrow 0$, which indicates that register *R* is to be cleared to 0 when the machine transitions to its next state. The name *Start_OP_A* inside the box indicates, for example, a Moore-type output signal that is asserted while the machine is in state *S_pause*; the signal launches a certain operation in the datapath unit.




FIGURE 8.3

ASM chart state box

The style of state box shown in [Fig. 8.3\(b\)](#) is sometimes used in ASM charts, but *it can lead to confusion* about *when* the register operation $R \leftarrow 0$ is to execute. Although the operation is written inside the state box, it actually occurs when the machine makes a transition from *S_pause* to its next state. In fact, writing the register operation within the state box is a way (albeit possibly confusing) to indicate that the controller must assert a signal that will cause the register operation to occur when the machine changes state. *Later we'll introduce a chart and notation that are more suited to digital design and that will eliminate any ambiguity about the register operations controlled by a state machine.*

The decision box of an ASM chart describes the effect of an input (i.e., a primary, or external, input or a status, or internal, signal) on the control subsystem. The box is diamond shaped and has two or more exit paths, corresponding to possible state transitions, as shown in [Fig. 8.4](#). The decision whose outcome is to be tested is written inside the box (e.g.,

$A < B$). One or the other exit path is taken, depending on the result of the test. In the binary case, one path is taken if the result is true and another when the result is false. When the result of an input decision is assigned a binary value, the two paths are indicated by the labels 1 (TRUE) and 0 (FALSE), respectively.




FIGURE 8.4

ASM chart decision box

The state and decision boxes of an ASM chart are similar to those used in conventional flowcharts. The third element, the *conditional* box, is unique to the ASM chart. The shape of the conditional box is shown in [Fig. 8.5\(a\)](#). Its rounded corners differentiate it from the state box. The input path to the conditional box must come from one of the exit paths of a decision box. The outputs listed inside the conditional box are generated as Mealy-type signals during a given state; the register operations listed in the conditional box are associated with a transition from the state. [Figure 8.5\(b\)](#) shows an example with a conditional box. The control unit generates the output signal *Start* while in state S_1 and checks the value of input *Flag*. If $\text{Flag}=1$, then R is cleared to 0; otherwise, R remains unchanged. In either case, the next state is S_2 . A register operation is associated with S_2 . We again note that *this style of chart can be a source of confusion*, because the state machine does not execute the indicated register operation $R \leftarrow 0$ when it is in S_1 or the operation $F \leftarrow G$ when it is in S_2 . The notation actually indicates that when the controller is in S_1 , it must assert a Mealy-type signal that will cause the register operation $R \leftarrow 0$ to execute in the datapath unit, [5](#) subject to the condition that $\text{Flag}=1$, *at the next active edge of the*

clock. Likewise, in state S_2 , the controller must generate a Moore-type output signal that causes the register operation $F \leftarrow G$ to execute in the datapath unit. The operations in the datapath unit are synchronized to the clock edge that causes the state to move from S_1 to S_2 and from S_2 to S_3 , respectively. Thus, *the control signal generated in a given state affects the operation of a register in the datapath when the next clock transition occurs*. The result of the operation is apparent in the next state.

5 If the path came from a state box the asserted signals would be Moore-type signals, dependent on only the state, and should be listed within the box.




FIGURE 8.5

ASM chart conditional box and examples

Description

The ASM chart in [Fig. 8.5\(b\)](#) mixes descriptions of the datapath and the controller. An ASM chart for *only the controller* is shown in [Fig. 8.5\(c\)](#), in which the register operations are omitted. In their place are the control signals that must be generated by the control unit to launch the operations of the datapath unit. This chart is useful for describing the controller, but it does not contain adequate information about the datapath. (We'll address this issue later.)

ASM Block

An ASM block is a structure consisting of one state box and all the decision and conditional boxes connected to its exit path. An ASM block has one entrance and any number of exit paths represented by the structure of the decision boxes. An ASM chart consists of one or more interconnected blocks. An example of an ASM block is given in [Fig. 8.6\(a\)](#). Associated with state S_0 are two decision boxes and one conditional box. The diagram distinguishes the block with dashed lines around the entire structure, but this is not usually done, since the ASM chart uniquely defines each block from its structure. A state box without any decision or conditional boxes constitutes a simple block.




FIGURE 8.6

ASM blocks

Description

Each block in the ASM chart describes the state of the system during one clock-pulse interval (i.e., the interval between two successive active edges of the clock). The operations within the state and conditional boxes in [Fig. 8.6\(a\)](#) are initiated by a common clock pulse when the state of the controller transitions from *S_0* to its next state. The same clock pulse transfers the system controller to one of the next states, *S_1*, *S_2*, or *S_3*, as dictated by the binary values of *E* and *F*. The ASM chart for the controller alone is shown in [Fig. 8.6\(b\)](#). The Moore-type signal *incr_A* is asserted unconditionally while the machine is in *S_0*; the Mealy-type signal *Clear_R* is generated conditionally when the state is *S_0* and *E* is asserted. In general, the Moore-type outputs of the controller are generated unconditionally and are indicated within a state box; the Mealy-type outputs are generated conditionally and are indicated in the conditional boxes connected to the edges that leave a decision box.

The ASM chart is similar to a state transition diagram. Each state block is equivalent to a state in a sequential circuit. The decision box is equivalent to the binary information written along the directed lines that connect two states in a state diagram. As a consequence, it is sometimes convenient to convert the chart into a state diagram and then use sequential circuit procedures to design the control logic. As an illustration, the ASM chart of [Fig. 8.6](#) is drawn as a state diagram (outputs are omitted) in [Fig. 8.7](#). The states are symbolized by circles, with their binary values written inside. The directed lines indicate the conditions that determine the next state. The unconditional and conditional operations that must be performed in the datapath unit are not indicated in the state diagram of the controller.




FIGURE 8.7

State diagram equivalent to the ASM chart of [Fig. 8.6](#)

Simplifications of an ASM Chart

A binary decision box of an ASM chart can be simplified by labeling only the edge corresponding to the asserted decision variable and leaving the other edge without a label. A further simplification is to omit the edges corresponding to the state transitions that occur when a reset condition is asserted. Output signals that are not asserted are not shown on the chart; the presence of the name of an output signal indicates that it is asserted.

Timing Considerations

The timing for all registers and flip-flops in a digital system is controlled by a master-clock generator. The clock pulses are applied not only to the registers of the datapath but also to all the flip-flops in the state machine implementing the control unit. Inputs are also synchronized to the clock, because they are normally generated as outputs of another circuit that uses the same clock signals. If the input signal changes at an arbitrary time independently of the clock, we call it an asynchronous input.

Asynchronous inputs may cause a variety of problems. To simplify the design, we will assume that all inputs are synchronized with the clock and change state in response to an edge transition.

The major difference between a conventional flowchart and an ASM chart is in interpreting the time relationship among the various operations. For example, if Fig. 8.6 were a conventional flowchart, then the operations listed would be considered to follow one after another in sequence: First register A is incremented, and only then is E evaluated. If $E=1$, then register R is cleared and control goes to state S_3 . Otherwise (if $E=0$), the next step is to evaluate F and go to state S_1 or S_2 . Activity is ordered, but there is no concept of timing or synchronization. In contrast, an ASM chart considers the entire block as one unit. All the register operations that are specified within the block must occur in synchronism at the edge transition of a common clock pulse while the system changes from S_0 to the next state. This sequence of events is presented pictorially in Fig. 8.8. In this illustration, we assume positive-edge triggering of all flip-flops. An asserted asynchronous reset signal ($reset_b$) transfers the control circuit into state S_0 . While in state S_0 , the control circuits check inputs E and F and generate appropriate signals accordingly. If $reset_b$ is not asserted, the following operations occur simultaneously at the next positive edge of the clock:




FIGURE 8.8

Transition between states

1. Register A is incremented.
2. If $E=1$, register R is cleared.
3. Control transfers to the next state, as specified in [Fig. 8.7](#).

Note that the two operations in the datapath and the change of state in the control logic occur *at the same time*. Note also that the ASM chart in [Fig. 8.6\(a\)](#) indicates the register operations that must occur in the datapath unit, but does not identify the control signal that is to be formed and provided by the control unit. Conversely, the chart in [Fig. 8.6\(b\)](#) indicates the control signals, but not the datapath operations. We will now present an ASMD chart to provide the clarity and complete information needed by designers of datapaths and their controllers, that is, digital processors.

Practice Exercise 8.10

1. Draw an ASM chart for a synchronous state machine that is to monitor an input, x_{in} , and assert y_{out} after three consecutive 1s are observed, and remain asserted until a 0 is observed. It is implicit that the machine has a synchronous reset, but it is not shown on the chart.

Answer: [Figure PE 8.10](#)




FIGURE PE 8.10

[Description](#)

ASMD Chart—The Rosetta Stone of Systematic Design

Algorithmic state machine and datapath (ASMD) charts clarify the information displayed by ASM charts and provide a **systematic, effective, and efficient** tool for designing a control unit for a given datapath unit. *An ASMD chart differs from an ASM chart in three important ways:* (1) An ASMD chart does not list register operations within a state box, (2) the edges of an ASMD chart are annotated with register operations that are

concurrent with the state transition indicated by the edge, and (3) an ASMD chart includes conditional boxes identifying the signals which control the register operations that annotate the edges of the chart. Note that ***an ASMD chart associates register operations with state transitions rather than with states; it also associates register operations with the signals that cause them.*** Consequently, an ASMD chart represents a partition of a complex digital machine into its datapath and control units and clearly indicates the relationship between them. There is no room for confusion about the timing of register operations or about the signals that launch them.⁶

⁶ This distinction clarifies critical information about digital design and is so important that we take the liberty to refer to it as the Rosetta Stone of sequential machine design methodology.

Designers form an ASMD chart in a three-step process that creates an annotated and completely specified ASM chart for the controller of a datapath unit.

Three steps form an ASMD chart:

1. Form an ASM chart showing only the states of the controller, decision boxes, and the names of input signals⁷ that cause state transitions,

⁷ In general, the inputs to the control unit are external (primary) inputs and status signals that originate in the datapath unit.

2. Convert the ASM chart into an ASMD chart by annotating the edges of the ASM chart to indicate the concurrent register operations of the datapath unit (i.e., register operations that are concurrent with a state transition), and
3. Modify the ASMD chart to identify the control signals that are generated by the controller and that cause the indicated operations in the datapath unit, as shown in (2).

The ASMD chart produced by this process clearly and completely specifies the finite state machine of the controller, identifies the registers operations of the datapath unit, identifies signals reporting the status of the datapath to the controller, and links register operations to the signals that

control them. **The chart is language-neutral, and may be annotated with the symbols of whatever HDL is being used by a designer.**

One important use of a state machine is to control register operations on a datapath in a sequential machine that has been partitioned into a controller and a datapath. An ASMD chart links the ASM chart of the controller to the datapath it controls in a manner that serves as a universal model⁸ representing all synchronous digital hardware design. ASMD charts help clarify the design of a sequential machine by separating the design of its datapath from the design of the controller, while maintaining a clear relationship between the two units. Register operations that occur concurrently with state transitions are annotated on a path of the chart, rather than in state boxes or in conditional boxes on the path, because these registers are not part of the controller. The outputs generated by the controller are the signals that control the registers of the datapath and cause the register operations annotated on the ASMD chart.

⁸ See Gajski, D. et al. “Essential Issues in Design.” In: Staunstrup, J. Wolf W. Eds. *Hardware Software Co-Design: Principles and Practices*. Boston, MA: Kluwer, 1997

8.5 DESIGN EXAMPLE (ASMD CHART)


We will now present a simple example demonstrating the construction and explicit use of the ASMD chart and the register transfer representation. We start from the initial specifications of a system and proceed with the development of an appropriate ASMD chart from which the digital hardware is then designed.

The datapath unit is to consist of two *JK* flip-flops *E* and *F*, and one four-bit binary counter *A*. The individual flip-flops in *A* are denoted by *A3*, *A2*, *A1*, and *A0*, with *A3* holding the most significant bit of the count. The initial state of the system is assumed to be a *reset state*, that is, the state reached, in this example, by application of an active-low reset signal, *reset_b*. That state is *S_idle*, so named because nothing happens until a signal, *Start*, initiates the system's operation by clearing the counter *A* and flip-flop *F*. At each subsequent clock pulse, the counter is incremented by 1 until the operations stop. Counter bits *A2* and *A3* determine the sequence of operations:

- If *A2*=0, *E* is cleared to 0 and the count continues.
- If *A2*=1, *E* is set to 1; then, if *A3*=0, the count continues, but if *A3*=1, *F* is set to 1 on the next clock pulse and the system stops counting.
- Then, if *Start*=0, the system remains in the initial state, but if *Start*=1, the operation cycle repeats.

We begin with a block diagram of the system's architecture shown in [Fig. 8.9\(a\)](#), with (1) the registers of the datapath unit (*A*, *E*, *F*), (2) the external (primary) input signals (*Start*, *reset_b*, *clock*), (3) the status signals fed back from the datapath unit to the control unit (*A2*, *A3*), and (4) the control signals generated by the control unit and input to the datapath unit (*clr_E*, *set_E*, *set_F*, *clr_A_F*, *incr_A*). Note that the names of the control signals clearly indicate the operations that they cause to be executed in the datapath unit. For example, *clr_A_F* clears registers *A* and *F*. The name of the signal *reset_b* (alternatively, *reset_bar*) indicates that the reset action is

active low. The internal details of each unit are not shown. We show the reset signal, *reset_b*, connected to only the controller, assuming that it will assert control signals as needed to clear registers in the datapath unit.



Note: A3 denotes A[3],
 A2 denotes A[2],
 <= denotes nonblocking assignment
 reset_b denotes active-low reset condition




FIGURE 8.9

- (a) Block diagram for design example;
- (b) ASM chart for controller state transitions, annotated with datapath register operations, asynchronous reset;
- (c) ASM chart for controller state transitions, annotated with datapath register operations, synchronous reset;
- (d) ASMD chart for a completely specified controller, identifying datapath operations and associated control signals, and asynchronous reset

[Description](#)

ASMD Chart

An annotated ASM chart for the system is shown in [Fig. 8.9\(b\)](#) for asynchronous reset action and in [Fig. 8.9\(c\)](#) for synchronous reset action. The chart shows the state transitions of the controller and the datapath operations associated with those transitions. The chart is not in its final form, for it does not identify the control signals generated by the controller. The HDL assignment arrow (\leq) is shown to indicate register transfer operations because we will ultimately annotate the ASMD chart with a Verilog nonblocking assignment or a VHDL signal assignment.

When the reset action is synchronous, the transition to the reset state is synchronous with the clock. This transition is shown for S_idle in the diagram, but *all other synchronous reset paths from other states are omitted to de-clutter the chart*. The system remains in the reset state, S_idle , until $Start$ is asserted. When that happens (i.e., $Start=1$), the state moves to S_1 . *At the next clock edge*, depending on the values of $A2$ and $A3$ (decoded in a priority order), the state returns to S_1 or goes to S_2 . From S_2 , it moves unconditionally to S_idle , where it awaits another assertion of $Start$.

The edges of the chart represent the state transitions that occur at the active (i.e., synchronizing) edge of the clock (e.g., the rising edge) and are annotated with the register operations that are to occur in the datapath. With *Start* asserted in *S_idle*, the state will transition to *S_1* and the registers *A* and *F* will be cleared. Note that, on the one hand, if a register operation is annotated on the *edge* leaving a state box, the operation occurs *unconditionally* and will be controlled by a *Moore*-type signal. For example, register *A* is incremented at every clock edge that occurs while the machine is in the state *S_1*. On the other hand, the register operation setting register *E* annotates the edge leaving the *decision box* for A2. The signal controlling the operation will be a *Mealy*-type signal asserted *conditionally* when the system is in state *S_1* and A2 has the value 1. Likewise, the control signal clearing *A* and *F* is asserted *conditionally*: The system is in state *S_idle* and *Start* is asserted.

In addition to showing that the counter is incremented in state *S_1*, the annotated paths show that other operations occur conditionally with the same clock edge:

- Either *E* is cleared and control stays in state *S_1* (A2=0) or
- *E* is set and control stays in state *S_1* (A2A3=10) or
- *E* is set and control goes to state *S_2* (A2A3=11).

When control is in state *S_2*, a *Moore*-type control signal must be asserted to set flip-flop *F* to 1, and the state returns to *S_idle* at the next active edge of the clock.

The third and final step in creating the ASMD chart is to insert conditional boxes for the signals generated by the controller or to insert *Moore*-type signals in the state boxes, as shown in [Fig. 8.9\(d\)](#). The signal *clr_A_F* is generated *conditionally* in state *S_idle*, depending on *Start*, *incr_A* is generated *unconditionally* in *S_1*, *clr_E* and *set_E* are generated *conditionally* in *S_1*, and *set_F* is generated *unconditionally* in *S_2*. The ASM chart has three states and three blocks. The block associated with *S_idle* consists of the state box, one decision box, and one conditional box. The block associated with *S_2* consists of only the state box. In addition to *clock* and *reset_b*, the control logic has one external input, *Start*, and two status inputs, A2 and A3.

In this example, we have shown how a verbal (text) description (specification) of a design is translated into an ASMD chart that completely describes the controller for the datapath, indicating the control signals and their associated register operations, and explicitly indicating the timing and synchronization of the complete machine. This design example does not necessarily have a practical application, and in general, depending on the interpretation, the ASMD chart produced by the three-step design process for the controller may be simplified and formulated differently. However, once the ASMD chart is established, the procedure for designing the circuit is straightforward. *In practice the ASMD chart can be used to write HDL models of the controller and the datapath and then synthesize a circuit directly from the HDL description.* We will first design the system manually and then write the HDL description, keeping synthesis as an optional step for those who have access to synthesis tools.

Timing Sequence

Every block in an ASMD chart specifies the signals which control the operations that are to be launched by one common clock pulse. The control signals specified within the state and conditional boxes in the block are asserted while the controller is in the indicated state, and the annotated register operations occur in the datapath unit when the state makes a transition along an edge that exits the state. The change from one state to the next is performed in the control logic. In order to appreciate the timing relationship involved, we list in [Table 8.3](#) the step-by-step sequence of operations after each clock edge, beginning with an assertion of the signal *Start* until the system returns to the reset (initial) state, *S_idle*.

Table 8.3 Sequence of Operations for Design Example

Counter Flip-Flops

A3	A2	A1	A0	E	F	Conditions	State
----	----	----	----	---	---	------------	-------

0	0	0	0	1	0	A2=0, A3=0	S_1
---	---	---	---	---	---	------------	-----

0	0	0	1	0	0		
---	---	---	---	---	---	--	--

0	0	1	0	0	0		
---	---	---	---	---	---	--	--

0	0	1	1	0	0		
---	---	---	---	---	---	--	--

0	1	0	0	0	0	A2=1, A3=0	
---	---	---	---	---	---	------------	--

0	1	0	1	1	0		
---	---	---	---	---	---	--	--

0	1	1	0	1	0		
---	---	---	---	---	---	--	--

0	1	1	1	1	0		
---	---	---	---	---	---	--	--

1	0	0	0	1	0	A2=0, A3=1	
---	---	---	---	---	---	------------	--

1	0	0	1	0	0		
---	---	---	---	---	---	--	--

1	0	1	0	0	0		
---	---	---	---	---	---	--	--

1	0	1	1	0	0		
---	---	---	---	---	---	--	--

1	1	0	0	0	0	A2=1, A3=1	
---	---	---	---	---	---	------------	--

1	1	0	1	1	0	S_2
1	1	0	1	1	1	S_idle

[Table 8.3](#) shows the binary values of the counter and the two flip-flops after every clock pulse. The table also shows separately the status of A2 and A3, as well as the present state of the controller. We begin with state S_1 right after the input signal *Start* has caused the counter and flip-flop F to be cleared. The table shows the values of A3, . . . , A0, E , and F while the state is S_1 . They were formed when the state made the transition from S_idle to S_1 with Clr_A_F asserted. We will assume that the machine had been running before it entered S_idle , instead of entering it from a reset condition. Therefore, the value of E is assumed to be 1, because E is set to 1 when the machine enters S_2 , before moving to S_idle (as shown at the bottom of the table), and because E does not change during the transition from S_idle to S_1 . The system stays in state S_1 during the next 13 clock pulses. Each pulse increments the counter and either clears or sets E . Note the relationship between the time at which A2 becomes a 1 and the time at which E is set to 1. When $A=(A3\ A2\ A1\ A0)\ 0011$, the next (4th) clock pulse increments the counter to 0100, but that same clock edge sees the value of A2 as 0, so E remains cleared. The next (5th) pulse changes the counter from 0100 to 0101, and because A2 is equal to 1 *before* the clock pulse arrives, E is set to 1. Similarly, E is cleared to 0 not when the count goes from 0111 to 1000, but when it goes from 1000 to 1001, which is when A2 is 0 in the *present* value of the counter.

When the count reaches 1100, both A2 and A3 are equal to 1. The next clock edge increments A by 1, sets E to 1, and transfers control to state S_2 . Control stays in S_2 for only one clock period. The clock edge associated with the path leaving S_2 sets flip-flop F to 1 and transfers control to state S_idle . The system stays in the initial state S_idle as long as *Start* is equal to 0.

From an observation of [Table 8.3](#), it may seem that the operations performed on E are delayed by one clock pulse. This is the difference between an ASMD chart and a conventional flowchart. If [Fig. 8.9\(d\)](#) were a conventional flowchart, we would assume that A is first incremented and the incremented value would have been used to check the status of A2.

The operations that are performed in the digital hardware, as specified by a block in the ASMD chart, occur during the same clock cycle and not in a sequence of operations following each other in time, as is the usual interpretation in a conventional flowchart. Thus, the value of A2 to be considered in the decision box is taken from the value of the counter in the present state and before it is incremented. This is because the decision box affecting *E* belongs with the same block as state *S_1*. The digital circuits in the control unit generate the signals for all the operations specified in the present block *prior to the arrival of the next clock pulse*. The next clock edge executes all the operations in the registers and flip-flops, including the flip-flops in the controller that determine the next state, using the present values of the output signals of the controller. Thus, the signals that control the operations in the datapath unit are formed in the controller in the clock cycle (control state) *preceding* the clock edge at which the operations execute.

Practice Exercise 8.11

1. What information is annotated to the edges of an ASMD chart?

Answer: Register operations of the datapath are annotated to the edges of an ASMD chart.

Smart and Effective Controller and Datapath Hardware Design

The ASMD chart provides all the information needed to design the digital system—the datapath and the controller. The actual boundary between the hardware of the controller and that of the datapath can be arbitrary, but we advocate, first, that the datapath unit contain only the hardware associated with its operations and the logic required, perhaps, to form status signals used by the controller, and, second, that the control unit contain all of the logic required to generate the signals that control the operations of the datapath unit. The requirements for the design of the datapath are indicated by the control signals inside the state and conditional boxes of the ASMD chart and are specified by the annotations of the edges indicating datapath

operations. The control logic is determined from the decision boxes and the required state transitions. The hardware configuration of the datapath and controller in the preceding example is shown in [Fig. 8.10](#).




FIGURE 8.10

Datapath and controller for design example

[Description](#)

Note that the input signals of the control unit are the external (primary) inputs (*Start*, *reset_b*, and *clock*) and the status signals from the datapath (A2 and A3). The status signals provide information about the present condition of the datapath. This information, together with the primary inputs and information about the present state of the machine, is used to form the output of the controller and the value of the next state. The outputs of the controller are inputs to the datapath and determine which operations will be executed when the clock undergoes a transition. Note, also, that the state of the control unit is not an output of the control unit.

The control subsystem is shown in [Fig. 8.10](#) with only its inputs and outputs, with names matching those of the ASMD chart. The detailed design of the controller is considered subsequently. The datapath unit consists of a four-bit binary counter and two *JK* flip-flops. The counter is similar to the one shown in [Fig. 6.12](#), except that additional internal gates are required for the synchronous clear operation. The counter is incremented with every clock pulse when the controller state is *S_1*. It is cleared only when control is at state *S_idle* and *Start* is equal to 1. The logic for the signal *clr_A_F* will be included in the controller and requires an AND gate to guarantee that both conditions are present. Similarly, we can anticipate that the controller will use AND gates to form signals *set_E* and *clr_E*. Depending on whether the controller is in state *S_1* and whether A2 is asserted, *set_F* controls flip-flop *F* and is asserted *unconditionally* during state *S_2*. Note that all flip-flops and registers, including the flip-flops in the control unit, use a common clock.

Register Transfer Representation

A digital system is represented at the register transfer level by specifying the registers in the system, the operations performed, and the control sequence. The register operations and control information can be specified with an ASMD chart. It is convenient to separate the control logic from the register operations of the datapath. The ASMD chart provides this separation and a clear sequence of steps to design a controller for a datapath. The control information and register transfer operations can also

be represented separately, as shown in Fig. 8.11. The state diagram specifies the control sequence, and the register operations are represented by the register transfer notation introduced in Section 8.2. The state transition and the signal controlling the register operations are shown with the operation. This representation is an alternative to the representation of the system described in the ASMD chart of Fig. 8.9(d). Only the ASMD chart is really needed, but the state diagram for the controller is an alternative representation that is useful in design. The information for the state diagram is taken directly from the ASMD chart. The state names are specified in each state box. The conditions that cause a change of state are specified inside the diamond-shaped decision boxes of the ASMD chart and are used to annotate the state diagram. The directed lines between states, and the condition associated with each, follow the same path as in the ASMD chart. The register transfer operations for each of the three states are listed following the name of the state. They are taken from the state boxes or the annotated edges of the ASMD chart.





FIGURE 8.11

Register transfer-level description of design example

[Description](#)

State Table

The state diagram can be converted into a state table from which the sequential circuit of the controller can be designed. First, we must assign binary values to each state in the ASMD chart. For n flip-flops in the control sequential circuit, the ASMD chart can accommodate up to 2^n states. A chart with 3 or 4 states requires a sequential circuit with two flip-flops. With 5 to 8 states, there is a need for three flip-flops. Each combination of flip-flop values represents a binary number for one of the states.

A *state table* for a controller is a list of present states and inputs and their corresponding next states and outputs. In most cases, there are many don't-care input conditions that must be included, so it is advisable to arrange the state table to take those conditions into consideration. We assign the following binary values to the three states: $S_idle = 00$, $S_1 = 01$, and $S_2 = 11$. Binary state 10 is not used and will be treated as a don't-care condition. The state table corresponding to the state diagram is shown in [Table 8.4](#). Two flip-flops are needed, and they are labeled G1 and G0. The controller has three inputs and five outputs. The inputs are taken from the conditions in the decision boxes, and consist of *Start* (a primary/external input), and the status signals (A_2 , A_3) taken from the decision boxes. The outputs depend on the inputs and the present state of the control. Note that there is a row in the table for each possible transition between states. Initial state 00 goes to state 01 or stays in 00, depending on the value of input *Start*. The other two inputs are marked with don't-care X's, as they do not determine the next state in this case. While the system is in binary state 00 with $Start=1$, the control unit provides an output labeled *clr_A_F* to initiate the required register operations. The transition from binary state 01 depends on inputs A_2 and A_3 . The system goes to binary state 11 only if $A_2A_3=11$; otherwise, it remains in binary state 01. Finally, binary state 11 goes to 00 independently of the inputs.

Table 8.4 *State Table for the Controller of [Fig. 8.10](#)*

	Present State		Inputs			Next State		Outputs				
Present-State Symbol	G1	G0	Start	A2	A3	G1	G0	set_E	clr_E	set_F	clr_A_F	incr
<i>S_idle</i>	0	0	0	X	X	0	0	0	0	0	0	0
<i>S_idle</i>	0	0	1	X	X	0	1	0	0	0	1	0
<i>S_1</i>	0	1	X	0	X	0	1	0	1	0	0	1
<i>S_1</i>	0	1	X	1	0	0	1	1	0	0	0	1
<i>S_1</i>	0	1	X	1	1	1	1	1	0	0	0	1
<i>S_2</i>	1	1	X	X	X	0	0	0	0	1	0	0

Control Logic

The procedure for designing a sequential circuit starting from a state table was presented in [Chapter 5](#). If this procedure is applied to [Table 8.4](#), we need to use five-variable maps to simplify the input equations. This is because there are five variables listed under the present-state and input

columns of the table. Instead of using maps to simplify the input equations, we can obtain them directly from the state table by inspection. To design the sequential circuit of the controller with D flip-flops, it is necessary to go over the next-state columns in the state table and derive all the conditions that must set each flip-flop to 1. From [Table 8.4](#), we note that the next-state column of $G1$ has a single 1 in the fifth row. The D input of flip-flop $G1$ must be equal to 1 during present state S_1 when both inputs $A2$ and $A3$ are equal to 1. This condition is expressed with the D flip-flop input equation

$$DG1 = S_1A2A3$$

Similarly, the next-state column of $G0$ has four 1's, and the condition for setting this flip-flop is

$$DG0 = \text{Start } S_idle + S_1$$

To derive the five output functions, we can exploit the fact that binary state 10 is not used, which simplifies the equation for clr_A_F and enables us to obtain the following simplified set of output equations:

$$\begin{aligned} set_E &= S_1A2 & clr_E &= S_1A'2 & set_F &= S_2 & clr_A_F &= \text{Start } S_idle & incr_A &= S_1 \end{aligned}$$

The logic diagram showing the internal detail of the controller of [Fig. 8.10](#) is drawn in [Fig. 8.12](#). Note that although we derived the output equations from [Table 8.4](#), they can also be obtained directly by inspection of [Fig. 8.9\(d\)](#). This simple example illustrates the manual design of a controller for a datapath, using an ASMD chart as a starting point. The fact that synthesis tools coupled with HDL models automatically execute these steps should be appreciated and exploited.

8.6 HDL DESCRIPTION OF DESIGN EXAMPLE

In previous chapters, we gave examples of HDL descriptions of combinational circuits, sequential circuits, and various standard components such as multiplexers, counters, and registers. We are now in a position to incorporate these components into the description of a specific design. As mentioned previously, a design can be described either at the structural or behavioral level. Behavioral descriptions may be classified as being either at the register transfer level or at an abstract algorithmic level. Consequently, we now consider three levels of design: structural description, RTL description, and algorithmic-based behavioral description.

The *structural* description is the lowest and most detailed level. The digital system is specified in terms of the physical components and their interconnection. The various components may include gates, flip-flops, and standard circuits such as multiplexers and counters. The design is hierarchically decomposed into functional units, and each unit is described by an HDL module. A top-level design unit combines the entire system by instantiating and connecting all the lower level design units. This style of description requires that the designer have sufficient experience not only to understand the functionality of the system but also to implement it by selecting and connecting other functional elements.

The *RTL* description specifies the digital system in terms of the registers, the operations performed, and the control that sequences the operations. This type of description simplifies the design process because it consists of procedural statements that determine the relationship between the various operations of the design without reference to any specific structure. The RTL description implies a certain hardware configuration among the registers, allowing the designer to create a design that can be synthesized automatically, rather than manually, into standard digital components.

The *algorithmic-based behavioral* description is the most abstract level, describing the function of the design in a procedural, algorithmic form similar to a programming language. It does not provide any detail on how

the design is to be implemented with hardware. The algorithm-based behavioral description is most appropriate for simulating complex systems in order to verify design ideas and explore trade-offs. Descriptions at this level are accessible to nontechnical users who understand programming languages. Some algorithms, however, might not be synthesizable.

We will now illustrate the RTL and structural descriptions by using the design example of the previous section. The design example will serve as a model of coding style for future examples and will present alternative syntax options.

RTL Description

HDL Example 8.2

The block diagram in [Fig. 8.10](#) describes the design example. An HDL description of the design example can be written as a single RTL description or as a top-level design unit having instantiations of separate design units for the controller and the datapath. The former option simply ignores the boundaries between the functional units; the design units in the latter option establish the boundaries shown in [Fig. 8.9\(a\)](#) and [Fig. 8.10](#). We advocate the second option, because, in general, it distinguishes more clearly between the controller and the datapath, and supports the effort to verify the partitioned design. This choice also allows one to easily substitute alternative controllers for a given datapath (e.g., replace an RTL model by a structural model).

Verilog

The description follows the ASMD chart of [Fig. 8.9\(d\)](#), which contains a complete description of the controller, the datapath, and the interface between them (i.e., the outputs of the controller and the status signals). Likewise, our description has three modules: *Design_Example_RTL*, *Controller_RTL*, and *Datapath_RTL*. The descriptions of the controller and the datapath units are taken directly from [Fig. 8.9\(d\)](#). The top-level design unit, *Design_Example_RTL*, declares the input and output ports of

the machine and instantiates *Controller_RTL* and *Datapath_RTL*. At this stage of the description, it is important to remember to declare *A* as a vector. Failure to do so will produce *port mismatch* errors when the descriptions are compiled together, because the datapath declares *A* as a vector. Note that the status signals *A2* and *A3*, but not *A0* and *A1*, are passed to the controller. The primary (external) inputs to the controller are *Start*, *clock* (to synchronize the system), and *reset_b*. The active-low input signal *reset_b* is needed to initialize the state of the controller to *S_idle*. Otherwise, the controller could not be placed in a known initial state.

The controller is described by three cyclic (**always**) behaviors. An edge-sensitive behavior updates the state at the positive edge of the clock, depending on whether a reset condition is asserted. Two level-sensitive behaviors describe the combinational logic for the next state and the outputs of the controller, as specified by the ASMD chart. Notice that the description includes default assignments to all of the outputs (e.g., *set_E* = 0). This coding practice allows the code of the **case** logic to be simplified by expressing only explicit assertions of the variables (i.e., values are *assigned by exception*). The practice also ensures that every path through the assignment logic assigns a value to every variable. Thus, a synthesis tool will interpret the logic to be combinational; failure to assign a value to every variable on every path of logic implies the need for a transparent latch (memory) to implement the logic. Synthesis tools will provide the latch, wasting silicon area.

The three states of the controller are given symbolic names and are encoded into binary values. Only three of the possible two-bit patterns are used, so the case statement for the next-state logic includes a **default** assignment to handle the possibility that one of the three assigned codes is not detected. The alternative is to allow the hardware synthesis tool to make an arbitrary assignment to the next state (*next_state* = 2'bx;) Also, the first statement of the next-state logic assigns *next_state* = *S_idle* to guarantee that the next state is assigned in every thread of the logic. This is a precaution against accidentally forgetting to make an assignment to the next state in every thread of the logic, with the result that the description implies the need for memory, which a synthesis tool will implement with a transparent latch.

The description of *Datapath_RTL* is written by testing for an assertion of each control signal from *Controller_RTL*. The register transfer operations

are displayed in the ASMD chart ([Fig. 8.9\(d\)](#)). Note that the signal assignments must ensure that the register operations and state transitions are concurrent, a feature that is especially crucial during control state *S_1*. In this state, *A* is incremented by 1 and the value of *A2* (*A*[2]) is checked to determine the operation to execute at register *E* at the next clock. To accomplish a valid synchronous design, it is necessary to ensure that *A*[2] is checked before *A* is incremented. If blocking assignments were used, the statement that checks *E* would have to be first, and the *A* statement that increments last. However, by using nonblocking assignments, we accomplish the required synchronization without being concerned about the order in which the statements are listed. The counter *A* in *Datapath_RTL* is cleared synchronously because *clr_A_F* is synchronized to the clock.

The behaviors of the controller and the datapath interact in a chain reaction: At the active edge of the clock, the state and datapath registers are updated. A change in the state, a primary input, or a status input causes the level-sensitive behaviors of the controller to update the value of the next state and the outputs. The updated values are used at the *next* active edge of the clock to determine the state transition and the updates of the datapath.

Note that the manual method of design developed (1) a block diagram ([Fig. 8.9\(a\)](#)) showing the interface between the datapath and the controller, (2) an ASMD chart for the system ([Fig. 8.9\(d\)](#)), (3) the logic equations for the inputs to the flip-flops of the controller, and (4) a circuit that implements the controller ([Fig. 8.12](#)). In contrast, an RTL model describes the state transitions of the controller and the operations of the datapath as a step toward automatically synthesizing the circuit that implements them. The descriptions of the datapath and controller are derived directly from the ASMD chart in both cases. In summary: the ASMD chart provides a systematic, efficient, and effective methodology for designing a datapath and its controller.

```
// RTL description of design example
module Design_Example_RTL (A, E, F, Start, clock, reset_b);
// Specify ports of the top-level module of the design
// See block diagram, Fig. 8.10
output [3: 0] A;
output E, F;
input Start, clock, reset_b;
```

```

// Instantiate controller and datapath units
Controller_RTL M0 (set_E, clr_E, set_F, clr_A_F, incr_A, A[2],
Datapath_RTL M1 (A, E, F, set_E, clr_E, set_F, clr_A_F, incr_A
endmodule

module Controller_RTL (set_E, clr_E, set_F, clr_A_F, incr_A, A
  output reg set_E, clr_E, set_F, clr_A_F, incr_A;
  input Start, A2, A3, clock, reset_b;
  reg [1: 0] state, next_state;
  parameter S_idle = 2'b00, S_1 = 2'b01, S_2 = 2'b11; // Sta
  always @ (posedge clock, negedge reset_b) // State transit
  if (reset_b == 0) state <= S_idle;
  else state <= next_state;
// Code next-state logic directly from ASMD chart (Fig. 8.9d)
  always @ (state, Start, A2, A3) begin // Next-state logic (
  next_state = S_idle;
  case (state)
    S_idle: if (Start) next_state = S_1; else next_state = S_
    S_1: if (A2 & A3) next_state = S_2; else next_state = S_
    S_2: next_state = S_idle;
    default: next_state = S_idle;
  endcase
end
// Code output logic directly from ASMD chart (Fig. 8.9d)
  always @ (state, Start, A2) begin
  set_E = 0; // Default assignments; assign by exception
  clr_E = 0;
  set_F = 0;
  clr_A_F = 0;
  incr_A = 0;
  case (state)
    S_idle: if (Start) clr_A_F = 1;
    S_1: begin incr_A = 1; if (A2) set_E = 1; else clr_E =
    S_2: set_F = 1;
  endcase
end
endmodule

module Datapath_RTL (A, E, F, set_E, clr_E, set_F, clr_A_F, in
  output reg [3: 0] A; // Register for counter
  output reg E, F; // Flags
  input set_E, clr_E, set_F, clr_A_F, incr_A, clock;
  // Code register transfer operations directly from ASMD chart
  always @ (posedge clock) begin if (set_E) E <= 1;
  if (clr_E) E <= 0;
  if (set_F) F <= 1;
  if (clr_A_F) begin A <= 0; F <= 0; end if (incr_A)
  end
endmodule

```

VHDL

The VHDL description of the design example follows the ASMD chart of [Fig. 8.9\(d\)](#), which contains a complete description of the controller, the datapath, and the interface between them (i.e., the status signals and the outputs of the controller). Likewise, the VHDL description has three entities: *Design_Example_RTL_vhdl*, *Controller_RTL_vhdl*, and *Datapath_RTL_vhdl*. The descriptions of the controller and datapath units are taken directly from [Fig. 8.9\(d\)](#). The top-level entity, *Design_Example_RTL_vhdl* declares the input and output ports of the machine, and its companion architecture, *Behavioral*, declares and instantiates the controller and datapath entities as components in the design, and establishes the internal signal wiring via the declared port mappings.

Note that port *A* at the top level of entity is declared as a vector, which matches the corresponding port of the datapath unit. Failure to have that match will produce an error when the descriptions are compiled together. Also note that the status signals *A(2)* and *A(3)* are passed to the controller from the datapath unit, but not *A(0)* and *A(1)*, which are not needed. The so-called primary (external) inputs to the controller are *Start*, *clock* (to synchronize the system), and *reset_b* (to initialize the state of the controller). Without *reset_b*, the controller could not be placed in a known initial state.

The behavioral description of the control unit is described by three concurrent processes. The first process detects rising-edge transitions of *clock*, and governs the state transition of the machine, subject to a synchronous reset signal. Note that the order in which *reset_b* and *clock* are tested in this process dictates that *reset_b* has priority. While it is asserted, active-low transitions of *clock* are ignored, and the state remains in *S_idle*.

The second process provides state transition *combinational* logic determining the next state of the controller, as specified by the ASMD chart. The process is launched whenever *A2*, *A3*, *Start*, *clock*, or the state change. The process then decodes the present state and determines the next state. Notice that the **case** statement is preceded by a default assignment to *next_state* *next_state* (*next_state* <= *S_idle*) This assignment ensures that

every path through the logic assigns a value to `next_state`. Failure to assign a value to every signal through every path will result in the synthesis of a hardware latch (memory) That is an undesirable result because it wastes silicon area—the latch is not needed to implement combinational logic.

The third process describes the output logic of the controller. It is sensitive to *Start*, *clock*, and *state*, and determines the output signals as Mealy or Moore signals at each state. Notice that statements making default assignments de-asserting the outputs precede the case statement that decodes *state*. This coding practice simplifies the case logic by expressing only explicit assertions of the variables (i.e., values are *assigned by exception*). This approach also assures that every path through the assignment logic assigns a value to every signal. Thus, a synthesis tool will interpret the logic to be combinational (i.e., not requiring memory); failure to assign a value to every signal on every path of the logic implies the need for a transparent latch (memory) to implement the logic. Synthesis tools will oblige you, provide the latches, and waste silicon area.

The three states of the controller are given symbolic names in the specification of the data type *state_type*. The actual binary encoding is not apparent.⁹ We know that two flip-flops will be needed to encode three states, leaving one code unused. Therefore, the **case** statement has a specification for **others** to handle the possibility that one of the three assigned codes is not detected. The alternative is to allow the synthesis tool to make an arbitrary assignment to the next state (i.e., `next_state <= 'xx'`). Also, the first statement of the next state logic assigns `next_state <= S_idle` to guarantee that the next state is assigned in every thread of the logic. This is a recommended precaution against accidentally forgetting to make an assignment to the next state in every thread of the logic, which would imply the need for memory and cause a synthesis tool to infer a transparent latch—creating another opportunity to waste silicon area.

⁹ We will discuss explicit encoding later.

The description of *Datapath_RTL_vhdl* tests for an assertion of each control signal from *Controller_RTL_vhdl* and assigns the register operations that are annotated on the ASMD chart in [Fig. 8.9\(d\)](#). The states are declared to be signals, and signal assignment operators are used. This ensures that the register operations and the state transitions are concurrent, a feature that is especially crucial during control state *S_1*, where *A* is incremented by 1 and the value of *A2* (*A*(2)) is checked to determine the

operation to execute at register *E* at the next active edge of *clock*. To accomplish a valid synchronous design, it is necessary to ensure that *A*(2) is checked *before* *A* is incremented. If variables were used, one would have to place the two statements that check *E* first, with the statement that increments *A* placed last. However, by using concurrent signal assignments, we accomplish the required synchronization without being concerned about the order in which the statements are listed. The counter, *A*, in *Datapath_RTL_vhdl* is cleared synchronously because *clr_A_F* is synchronized to *clock*.

The processes describing the controller and the datapath interact in a chain reaction: At the active edge of the clock, the state and datapath registers are updated. A change in the state, a primary input, or a status input causes the level-sensitive processes of the controller to update the value of the next state and the outputs. The updated values are used at the next active edge of the clock to determine the state transition and the updates of the datapath.

Note that the manual method of design developed (1) a block diagram ([Fig. 8.9\(a\)](#)) showing the interface between the datapath and the controller, (2) an ASMD chart for the system ([Fig. 8.9\(d\)](#)), (3) the logic equations for the inputs to the flip-flops of the controller, and (4) a circuit that implements the controller ([Fig. 8.12](#)). In contrast, an RTL model describes the state transitions of the controller and the operations of the datapath as a step toward automatically synthesizing the circuit that implements them. The descriptions of the datapath and controller are derived directly from the ASMD chart in both cases. In summary, the ASMD chart promotes a systematic, efficient, and effective methodology for designing a datapath and its controller.

```

library ieee;
use ieee.std_logic_1164.all;

entity Design_Example_RTL_vhdl is
  port (A: out std_logic_vector (3 downto 0);
        E, F: out std_logic; ;
        Start, clock, reset_b: in std_logic);
end Design_Example_RTL_vhdl;

architecture Behavioral of Design_Example_RTL_vhdl is
  component Controller_RTL_vhdl
    port (set_E, clr_E, set_F, clr_A_F : in Std_Log
          A2, A3 in Std_Logic; Start, clock, reset_b : in

```

```

component Datapath_RTL_vhdl
    port (A, E, F, set_E, clr_E, set_F, clr_A_F, incr_A,
        clock : in Std_Logic); end component;

begin
    M0: Controller_RTL_vhdl (port map
        set_E => set_E, clr_E => clr_E, set_F => set_F, clr_A_F => clr_A_F,
        A2 => A(2), A3 => A(3), Start => Start, clock => clock);

    M1: Datapath_RTL_vhdl (port map
        A => A, E => E, F => F, set_E => set_E, clr_E => clr_E,
        clr_A_F => clr_A_F, incr_A => incr_A, clock => clock);
end Behavioral;

entity Controller_RTL_vhdl is
    port (set_E, clr_E, set_F, clr_A_F: out std_logic;
        A2, A3, Start, clock, reset_b: in std_logic);
    end Controller_RTL;

architecture Behavioral of Controller_RTL_vhdl is
    type state_type is (S_idle, S_1, S_2);
    signal state, next_state: state_type;
begin
    process (clock, reset_b) begin -- Synchronous State Transition Logic
        if reset_b = '0' then state <= S_idle;
        else if (clock'event) and clock = '1' then
            next_state <= state;
        end if;
    end process;

    process (A2, A3, Start, clock, state) -- State Transition Logic
    begin
        next_state <= S_idle;
        case state is
            when S_idle => if Start = '1' then next_state <= S_1; else next_state <= S_idle; end if;
            when S_1 => if A2 and A3 = TRUE then next_state <= S_2; else next_state <= S_1; end if;
            when S_2 => next_state <= S_idle;
            when others => next_state <= S_idle;
        end case;
    end process;

    process (A2, A3, Start, state) -- Output Logic
    begin set_E <= 0;
        clr_E <= 0;
        set_F <= 0;
        clr_A_F <= 0;
        incr_A <= 0;
        case state is
            when S_idle => if Start = '1' then clr_A_F <= 1; else next_state <= S_idle; end if;
            when S_1 => begin incr_A <= '1'; if S_2 = '1' then

```

```

        when S_2 => set_F <= '1';
    end case;
end process;
end Behavioral;

entity Datapath_RTL_vhdl is
    port (A: out std_logic_vector (3 downto 0), E, F:
          set_E, clr_E, set_F, clr_A_F, incr_A, clock: in
end Datapath_RTL_vhdl;

architecture Behavioral of Datapath_RTL_vhdl is
begin
    process (clock) -- Code register transfer operations - see
    begin
        if set_E = '1' then E <= '1'; end if;
        if clr_E = '1' then E <= '0'; end if;
        if set_F = '1' then F <= '1'; end if;
        if clr_A_F = '1' then begin A >= '0'; F <= '0';
        if incr_A = '1' then A <= A + 1; end if;
    end process;
end Behavioral;

```

Testing the HDL Description

The sequence of operations for the design example was investigated in the previous section. [Table 8.3](#) shows the values of *E* and *F* while register *A* is incremented. It is instructive to devise a test that checks the circuit to verify the validity of the HDL description. The testbench in [HDL Example 8.3](#) is to accomplish that task. (The procedure for writing testbenches is explained in Section 4.12.) The testbench generates signals for *Start*, *clock*, and *reset_b*, and checks the results obtained from registers *A*, *E*, and *F*. Initially, the *reset_b* signal is set to 0 to initialize the controller, and *Start* and *clock* are set to 0. At time *t*=5, the *reset_b* signal is de-asserted by setting it to 1, the *Start* input is asserted by setting it to 1, and the clock is then repeated for 16 cycles. The values of *A*, *E*, and *F* will be examined every 10 ns. The output of the simulation is listed in the example under the simulation log. Initially, at time *t*=0, the values of the registers are unknown, so they are marked with the symbol *x*. The first positive clock transition, at time=10, clears *A* and *F*, but does not affect *E*, so *E* is unknown at this time. The rest of the table is identical to [Table 8.3](#). Note that since *Start* is still equal to 1 at time=160, the last entry in the table shows that *A* and *F* are cleared to 0, and *E* does not change and remains at 1. This occurs during the second transition, from *S_idle* to *S_1*.

HDL Example 8.3

Verilog

```
// Testbench for design example
'timescale 1 ns / 1 ps
module t_Design_Example_RTL;
reg Start, clock, reset_b;
wire [3: 0] A;
wire E, F;
// Instantiate design example
Design_Example_RTL M0 (A, E, F, Start, clock, reset_b);
// Describe stimulus waveforms
initial #500 $finish; // Stopwatch
initial
begin
    reset_b = 0;
    Start = 0;
    clock = 0;
    #5 reset_b = 1; Start = 1;
    repeat (32)
    begin
        #5 clock = ~ clock; // Clock generator
    end
end
initial
// $monitor displays A, E, and F every 10 ns
    $monitor ("A = %b E = %b F = %b time = %0d", A, E, F, $time
endmodule
```

Simulation log:

```
A = xxxx E = x F = x time = 0
A = 0000 E = x F = 0 time = 10
A = 0001 E = 0 F = 0 time = 20
A = 0010 E = 0 F = 0 time = 30
A = 0011 E = 0 F = 0 time = 40
A = 0100 E = 0 F = 0 time = 50
A = 0101 E = 1 F = 0 time = 60
A = 0110 E = 1 F = 0 time = 70
A = 0111 E = 1 F = 0 time = 80
A = 1000 E = 1 F = 0 time = 90
A = 1001 E = 0 F = 0 time = 100
A = 1010 E = 0 F = 0 time = 110
A = 1011 E = 0 F = 0 time = 120
A = 1100 E = 0 F = 0 time = 130
```

```
A = 1101  E = 1  F = 0  time = 140
A = 1101  E = 1  F = 1  time = 150
A = 0000  E = 1  F = 0  time = 160
```

Waveforms produced by a simulation of *Design_Example_RTL* with the testbench are shown in [Fig. 8.13](#). Numerical values are shown in hexadecimal format. The results are annotated to call attention to the relationship between a control signal and the operation that it causes to execute. For example, the controller asserts *set_E* for one clock cycle *before* the clock edge at which *E* is set to 1. Likewise, *set_F* asserts during the clock cycle before the edge at which *F* is set to 1. Also, *clr_A_F* is formed in the cycle before *A* and *F* are cleared. A more thorough verification of *Design_Example_RTL* would confirm that the machine recovers from a reset on the fly (i.e., a reset that is asserted randomly after the machine is operating). Note that the signals in the output of the simulation have been listed in groups showing (1) *clock* and *reset_b*, (2) *Start* and the status inputs, (3) the state, (4) the control signals, and (5) the datapath registers. *It is strongly recommended that the state always be displayed*, because this information is essential for verifying that the machine is operating correctly and for debugging its description when it is not. For the chosen binary state code, *S_idle* = 002 = 0H, *S_1* = 012 = 1H, and *S_2* = 112 = 3H.




FIGURE 8.13

Simulation results for *Design_Example_RTL*

Description

VHDL

A VHDL testbench for *Design_Example_RTL_vhdl* generates stimulus signals and applies them to the UUT. The results of the VHDL simulation match those of the Verilog simulation shown in [Fig. 8.13](#) and are not repeated here. We do, however, note the relationship between the formal names of the signals in the UUT and the actual names of the signals generated by the testbench and connected to them in the port map. For example, the testbench generates *t_clock*, which is connected to the signal *clock* at the interface to *Design_Example_RTL_vhdl*. Simulation results in VHDL can also be printed to a monitor or to a file.[10](#)

10 For a brief tutorial, see www.gmvhdl.com/textio.htm.




FIGURE 8.14

(a) Block diagram and (b) datapath of a binary multiplier

Description

```
library ieee;
use ieee.std_logic_1164.all;

-- Testbench for Design Example_RTL_vhdl in VHDL Example 8.2

entity t_Design_Example_RTL_vhdl is
    port ();
end t_Design_Example_RTL_vhdl;

architecture TestBench of t_Design_Example_RTL_vhdl is
    component Design_Example_RTL
    port (A: out std_logic_vector (3 downto 0); E, F:
    signal t_A: std_logic_vector (3 downto 0);
    signal t_E, t_F: std_logic; ;
    signal t_Start, t_clock, t_reset_b: std_logic
    integer count: range 0 to 31: 0; -- Counter, in
    sig
begin
    M0: Design_Example_RTL_vhdl
    port map (A => t_A; E => t_E, F => t_F, Start=> t_Star

process () begin; -- Stimulus signals
begin
    t_reset_b <= '0';
    t_Start <= '0'
    t_reset_b <= '1' after 5 ns;
    t_Start <= '1';
end process;

process (clock) begin
    while count <= 31 loop
        clock <= not clock after 5 ns;
    end loop;
end process;
end TestBench;
```

Structural Description

The RTL description of a design consists of procedural statements that determine the functional behavior of the digital circuit. This type of description can be compiled by HDL synthesis tools, from which it is possible to obtain the equivalent gate-level circuit of the design. It is also possible to describe the design by its structure rather than its function. A structural description of a design consists of instantiations of components

that define the circuit elements and their interconnections. In this regard, a structural description is equivalent to a schematic diagram or a block diagram of the circuit. Contemporary design practice relies heavily on RTL descriptions, but we will present a structural description here to contrast the two approaches.

For convenience, the circuit is again decomposed into two parts: the controller and the datapath. The block diagram of [Fig. 8.10](#) shows the high-level partition between these units, and [Fig. 8.12](#) provides additional underlying structural details of the controller. The structure of the datapath is evident in [Fig. 8.10](#) and consists of the flip-flops and the four-bit counter with synchronous clear. The top level of the description replaces *Design_Example_RTL*, *Controller_RTL*, and *Datapath_RTL* by *Design_Example_STR*, *Controller_STR*, and *Datapath_STR*, respectively. The descriptions of *Controller_STR* and *Datapath_STR* will be structural.

Verilog

[HDL Example 8.4](#) presents the structural description of the design example. It consists of a nested hierarchy of modules and gates describing (1) the top-level module, *Design_Example_STR*, (2) the modules describing the controller and the datapath, (3) the modules describing the flip-flops and counters, and (4) gates implementing the logic of the controller. For simplicity, the counter and flip-flops are described by RTL models.

The top-level module (see [Fig. 8.10](#)) encapsulates the entire design by (1) instantiating the controller and the datapath modules, (2) declaring the primary (external) input signals, (3) declaring the output signals, (4) declaring the control signals generated by the controller and connected to the datapath unit, and (5) declaring the status signals generated by the datapath unit and connected to the controller. The port list is identical to the list used in the RTL description. The outputs are declared as **wire** type here because they serve merely to connect the outputs of the datapath module to the outputs of the top-level module, with their logic value being determined within the datapath module.

The control module describes the circuit of [Fig. 8.12](#). The outputs of the two flip-flops, *G1* and *G0*, and inputs, *D_G1* and *D_G0*, are declared as

wire data type. The name of a variable is local to the module or procedural block in which it is declared. Nets may not be declared within a procedural block (e.g., **begin** . . . **end**). The rule to remember is that a variable must be a declared register type (e.g., **reg**) if and only if its value is assigned by a procedural statement (i.e., a blocking or nonblocking assignment statement within a procedural block in cyclic or single-pass behavior or in the output of a sequential UDP). The instantiated gates specify the combinational part of the circuit. There are two flip-flop input equations and three output equations. The outputs of the flip-flops, *G1* and *G0*, and the input equations for *D_G1* and *D_G0* replace output *Q* and input *D* in the instantiated flip-flops. The *D* flip-flop is then described in the next module. The structure of the datapath unit has direct inputs to the *JK* flip-flops. Note the correspondence between the modules of the HDL description and the structures in [Figs. 8.9](#), [8.10](#), and [8.12](#).

HDL Example 8.4

Verilog

```
//Structural description of design example (see Figs. 8.9a, 8.9b)
module Design_Example_STR
  (output  [3: 0] A,          // V 2001 port syntax
   output  E, F,
   input    Start, clock, reset_b
  );
  Controller_STR M0 (clr_A_F, set_E, clr_E, set_F, incr_A, Start
  Datapath_STR M1 (A, E, F, clr_A_F, set_E, clr_E, set_F, incr_A
endmodule

// Control Unit
module Controller_STR
  (output  clr_A_F, set_E, clr_E, set_F, incr_A,
   input    Start, A2, A3, clock, reset_b
  );
  wire  G0, G1, D_G0, D_G1;
  parameter  S_idle = 2'b00, S_1 = 2'b01, S_2 = 2'b11;
  wire  w1, w2, w3;
  not    (G0_b, G0);
  not    (G1_b, G1);
  buf    (incr_A, w2);
  and    (set_F, G1, G0);
  not    (A2_b, A2);
  or     (D_G0, w1, w2);
```

```

and (w1, Start, G0_b, G1_b);
and (clr_A_F, G0_b, Start);
and (w2, G0, G1_b);
and (set_E, w2, A2);
and (clr_E, w2, A2_b);
and (D_G1, w3, w2);
and (w3, A2, A3);
D_flip_flop_AR M0 (G0, D_G0, clock, reset_b);
D_flip_flop_AR M1 (G1, D_G1, clock, reset_b);
endmodule

// datapath unit
module Datapath_STR
(output [3: 0] A,
 output E, F,
 input clr_A_F, set_E, clr_E, set_F, incr_A, clock
);
JK_flip_flop_2 M0 (E, E_b, set_E, clr_E, clock);
JK_flip_flop_2 M1 (F, F_b, set_F, clr_A_F, clock);
Counter_4 M2 (A, incr_A, clr_A_F, clock);
endmodule

// Counter with synchronous clear
module Counter_4 (output reg [3: 0] A, input incr, clear,
always @ (posedge clock)
if (clear) A <= 0; else if (incr) A <= A + 1;
endmodule

module D_flip_flop_AR (Q, D, CLK, RST); // Asynchronous reset
output Q;
input D, CLK, RST;
reg Q;
always @ (posedge CLK, negedge RST)
if (RST == 0) Q <= 1'b0;
else Q <= D;
endmodule

// Description of JK flip-flop
module JK_flip_flop_2 (Q, Q_not, J, K, CLK);
output Q, Q_not;
input J, K, CLK;
reg Q;
assign Q_not = ~Q;
always @ (posedge CLK)
case ({J, K})
2'b00: Q <= Q; // No change
2'b01: Q <= 1'b0; // Clear
2'b10: Q <= 1'b1; // Set
2'b11: Q <= !Q; // Toggle
endcase endmodule

// Tests Bench
module t_Design_Example_STR;

```

```

reg Start, clock, reset_b;
wire [3: 0] A;
wire E, F;
// Instantiate design example
Design_Example_STR M0 (A, E, F, Start, clock, reset_b);
// Describe stimulus waveforms
initial #500 $finish; // Stopwatch
initial
begin
  reset_b = 0;
  Start = 0;
  clock = 0;
  #5 reset_b = 1; Start = 1;
  repeat (32)
  begin
    #5 clock = ~clock; // Clock generator
  end
end
initial
$monitor ("A = %b E = %b F = %b time = %0d", A, E, F, $time)
endmodule

```

The structural description was tested with the testbench that verified the RTL description to produce the results shown in [Fig. 8.13](#). The only change necessary is the replacement of the instantiation of the example from *Design_Example_RTL* by *Design_Example_STR*. The simulation results for *Design_Example_STR* matched those for *Design_Example_RTL*. However, a comparison of the two descriptions indicates that the RTL style is easier to write and will lead to results faster if synthesis tools are available to automatically synthesize the registers, the combinational logic, and their interconnections.

VHDL

-- Structural description of design example (see [Figs. 8.9a](#) and [8.12](#))

```

library ieee;
use ieee.std_logic_1164.all;

entity Design_Example_STR_vhdl is
  port (A: out std_logic_vector (3 downto 0);
        E, F: out std_logic;
        Start, clock, reset_b: in std_logic);
end Design_Example_STR_vhdl;

architecture Structural_vhdl of Design_Example_STR_vhdl is

```

```

component Controller_STR_vhdl
    port (clr_A_F, set_E, clr_E, set_F: in Std_Logic;
          incr_A, Start, A2, A3 : in Std_Logic;
end component;

component Datapath_STR_vhdl
    port (A, E, F: out Std_Logic; clr_A_F, set_E, clr_E,
          clock: in Std_Logic); end component.

begin
    M0: Controller_STR_vhdl
    port map(clr_A_F => clr_A_F, set_E => set_E, clr_E => c
    M1 Datapath_STR_vhdl
    port map (A => A, E => E, F => F, clr_A_F => clr_a_F,
end Structural_vhdl;
-- Control unit
entity Controller_STR_vhdl is
    port (clr_A_F, set_E, clr_E, set_F, incr_A: out std_
          Start, A2, A3, clock, reset_b: in std
end Controller_STR_vhdl;
architecture Structural of Controller_STR_vhdl is
    component not_gate port (sig_out : out Std_Logic; s
    end component;
    component buf_gate port (sig_out : out Std_Logic; s
    end component;
    component or2_gate port (sig_out : out Std_Logic; s
    end component
    component and2_gate port (sig_out : out Std_Logic;
    end component;
    component D_flop port (Q : out Std_Logic; D in St
    end component;

begin
end component;

    C1: not_gate_vhdl port map (sig_out => G0_b, sig_in =
    C2: not_gate_vhdl port map (sig_out => G1_b, sig_in =
    C3: buf_gate_vhdl port map (sig_out => incr_A, sig_in
    C4: and2_gate_vhdl port map (sig_out => set_F, sig_in
    C5: not_gate_vhdl port map (sig_out => A2_b, sig_in =
    C6: or2_gate_vhdl port map (sig_out =>D_G0, sig1 => w
    C7: and3_gate_vhdl port map (sig_out =>w1, sig1 => St
    C8: and2_gate_vhdl port map (sig_out =>clr_A_F, sig1
    C9: and2_gate_vhdl port map (sig_out =>w2, sig1 => G0
    C10: and2_gate_vhdl port map (sig_out =>Set_E, sig1 =
    C11: and2_gate_vhdl port map (sig_out =>clr_E, sig1 =
    C12: and2_gate_vhdl port map (sig_out =>D_G1, sig1 =>
    C13: and2_gate_vhdl port map (sig_out =>w3, sig1 => A
    C14: D_flip_flop_AR_vhdl port map (Q => G0, D => D_G0
    C15: D_flip_flop_AR_vhdl port map (Q => G1, D => D_G1
end Controller_STR_vhdl;
-- Datapath unit
entity Datapath_STR_vhdl is

```

```

        port (A: out std_logic_vector (3 downto 0); E, F:
              clr_A_F, set_E, clr_E, set_F, incr_A, clock:
end Datapath_STR_vhdl;

```

```

architecture Structural of Datapath_STR_vhdl is
component JK_flip_flop_2 port (E, E_b: out std_logic; set_
end component;
component JK_flip_flop_2 port (F, F_b: out std_logic; set_
end component;
component counter_4 port (A: out std_logic_vector (3 down
end component;
begin
    M0: JK_flip_flop_2 port map (E => E, E_b => E_b, set_
    M1: JK_flip_flop_2 port map (F => F, F_b => F_b, incr
    M2 counter_4 port map (A => A; incr_A => incr_A, clr_
end Structural;

```

```

entity Counter_4_vhdl is
    port (A: out std_logic_vector (3 downto 0); incr, clea
end Counter_4vhdl;

```

```

architecture Behavioral of Counter_4_vhdl is
begin
    process (clock)
    begin
        if clear = '1' then A <= 0;
            elsif clock'event and clock = '1' and i
        end if;
    end process;

```

```

entity D_flip_flop is
    port (Q: out std_logic; D, CLK, RST: in std_logic)
end D_flip_flop;

```

```

architecture Behavioral of D_flip_flop is
begin
    process (CLK, RST)
    begin
        if RST = '0' then Q <= '0' elsif CLK'event
        end process;
end Behavioral;

```

```

entity JK_flip_flop_2_vhdl is
    port (Q, Q_not: out std_logic; J, K, CLK: in std_logic
end JK_flip_flop_2_vhdl;

```

```

architecture Behavioral of JK_flip_flop_2_vhdl is
begin

```

```

        Q_not <= not Q;
process (CLK)
begin

```

```

        if CLK'event and CLK = '1'
            case J & K is
                when '00' => Q <= Q; // No change
                when '01' => Q <= '0'; // Clear
                when '10' => Q <= '1'; // Set
                when '11' => Q <= not Q; // Toggle
            end case;
        end process;
end Behavioral;

entity t_Design_Example_STR_vhdl is
    port ();
end t_Design_Example_STR_vhdl;

architecture Behavioral of t_Design_Example_STR_vhdl is
    signal t_A: std_logic_vector (3 downto 0);
    signal t_E, t_F: std_logic;
    signal t_clock, t_reset_b;
    integer count range 0 to 31: 0; -- Counter, initializ
-- Identify component
    component Design_Example_STR_vhdl
        port (A, E, F : out Std_Logic; Start, clock, rese
    begin
-- Instantiate component
M0: Design_Example_STR_vhdl
    port map (A => t_A, E => t_E, F => t_F,
                Start=> t_Start, clock => t_clock
-- Describe stimulus waveforms

process () begin
    t_reset_b <= '0';
    t_Start <= '0';
    t_reset_b <= '1' after 5 ns;
    t_Start <= '1' after 5 ns;
end process;

process () begin
    t_clock <= 0;
    while count <= 31 loop
        t_clock <= not t_clock after 5 ns;
    end loop;
end process;
end Behavioral;

```

8.7 SEQUENTIAL BINARY MULTIPLIER

This section introduces a second design example. It presents a hardware algorithm for binary multiplication, proposes the register configuration for its implementation, and then shows how to use an ASMD chart to design its datapath and its controller.

The machine multiplies two unsigned binary numbers. The multiplier developed earlier, in [Section 4.7](#), resulted in a combinational circuit with many adders and AND gates, and requires a large area of silicon as an integrated circuit. In contrast, this section develops a more efficient hardware algorithm resulting in a sequential multiplier that uses only one adder and a shift register. The savings in hardware and silicon area come about from a trade-off in the space (hardware)—time domain. A parallel adder uses more hardware, but forms its result in one cycle of the clock; a sequential adder uses less hardware, but takes multiple clock cycles to form its result.

The multiplication of two binary numbers is done with paper and pencil by successive (i.e., sequential) additions and shifting. The process is best illustrated with a numerical example. Let us multiply the unsigned two binary numbers 10111 and 10011:

23 10111 multiplicand

19 10011 multiplier

10111

10111

$$\begin{array}{r}
 00000 \\
 00000 \\
 \hline
 10111 \\
 \hline
 437 \quad 110110101 \quad \text{product}
 \end{array}$$

The process consists of successively adding and shifting copies of the multiplicand, depending on the bits of the multiplier. Successive bits of the multiplier are examined, least significant bit first. If the multiplier bit is 1, the multiplicand is copied down; otherwise, 0's are copied down. The numbers copied in successive lines are aligned with the associated bit of the multiplier by shifting the copy one position to the left from the previous number. Finally, the numbers are added and their sum forms the product. The product obtained from the multiplication of two unsigned binary numbers of n bits each can have up to $2n$ bits. It is apparent that the operations of addition and shifting are executed by the algorithm.

When the multiplication process is implemented with digital hardware, it is convenient to change the process slightly. First, we note that, in the context of synthesizing a sequential machine, the add-and-shift algorithm for binary multiplication can be executed in a single clock cycle or over multiple clock cycles. An algorithm that forms the product in the time span of a single clock cycle will synthesize the circuit of a parallel multiplier like the one discussed in [Section 4.7](#). On the other hand, an RTL model of the algorithm adds shifted copies of the multiplicand to an accumulated partial product. The values of the multiplier, multiplicand, and partial product are stored in registers, and the operations of shifting and adding their contents are executed under the control of a state machine. Among the many possibilities for distributing the effort of multiplication over multiple clock cycles, we will consider that in which only one partial product is formed and accumulated in a single cycle of the clock. (One alternative would be to use additional hardware to form and accumulate two partial products in a clock cycle, but this would require more logic gates and either faster circuits or a slower clock.) First, instead

binary numbers as there are 1's in the multiplier, it is less expensive to provide only the hardware needed to sum two binary numbers and accumulate the partial products in a register. Second, instead of shifting the multiplicand to the left, the partial product being formed is shifted to the right. This leaves the partial product and the multiplicand in the required relative positions. Third, when the corresponding bit of the multiplier is 0, there is no need to add all 0's to the partial product, since doing so will not alter its resulting value.

Register Configuration

A block diagram for the sequential binary multiplier is shown in [Fig. 8.14\(a\)](#), and the register configuration of the datapath is shown in [Fig. 8.14\(b\)](#). The multiplicand is stored in register *B*, the multiplier is stored in register *Q*, and the partial product is formed in register *A* and stored in *A* and *Q*. A parallel adder adds the contents of register *B* to register *A*. Flip-flop *C* stores the carry after the addition. The counter *P* is initially set to hold a binary number equal to the number of bits in the multiplier. This counter is decremented after the formation of each partial product. When the content of the counter reaches zero, the product is formed in the double register *A* and *Q*, and the process stops. The control logic stays in an initial state until *Start* becomes 1. The system then performs the multiplication. The sum of *A* and *B* forms the *n* most significant bits of the partial product, which is transferred to *A*. The output carry from the addition, whether 0 or 1, is transferred to *C*. Both the partial product in *A* and the multiplier in *Q* are shifted to the right. The least significant bit of *A* is shifted into the most significant position of *Q*, the carry from *C* is shifted into the most significant position of *A*, and 0 is shifted into *C*. After the shift-right operation, one bit of the partial product is transferred into *Q* while the multiplier bits in *Q* are shifted one position to the right. In this manner, the least significant bit of register *Q*, designated by *Q[0]*, holds the bit of the multiplier that must be inspected next. The control logic determines whether to add or not on the basis of this input bit. The control logic also receives a signal, *Zero*, from a circuit that checks counter *P* for zero. *Q[0]* and *Zero* are status inputs for the control unit. The input signal *Start* is an external control input. The outputs of the control logic launch the required operations in the registers of the datapath unit.

The interface between the controller and the datapath consists of the *status*

signals, which are inputs to the controller, and the *output* signals of the controller. The control signals govern the synchronous register operations of the datapath. Signal *Load_regs* loads the internal registers of the datapath, *Shift_regs* causes the shift register to shift, *Add_regs* forms the sum of the multiplicand and register *A*, and *Decr_P* decrements the counter. The controller also forms *Ready*, an output that signals to the host environment that the machine is ready to multiply. The contents of the register holding the product vary during execution, so it is useful to have a signal indicating that its contents are valid. Note, again, that *the state of the control is not an interface signal between the control unit and the datapath*. Only the signals needed to control the datapath are included in the interface. Putting the state in the interface would require a decoder in the datapath, and would require a wider and more active bus than the control signals alone.

ASMD Chart

The ASMD chart for the binary multiplier is shown in [Fig. 8.15](#). The intermediate form in [Fig. 8.15\(a\)](#) annotates the ASM chart of the controller with the register operations, and the completed chart in [Fig. 8.15\(b\)](#) identifies the Moore and Mealy outputs of the controller. As long as the circuit is in *S_idle*, the initial state, and *Start*=0, no action occurs and the system remains in state *S_idle* with *Ready* asserted. The multiplication process is launched when an external agent asserts *Start*=1. Then, (1) control goes to state *S_add*, (2) register *A* and carry flip-flop *C* are cleared to 0, (3) registers *B* and *Q* are loaded with the multiplicand and the multiplier, respectively, and (4) the sequence counter *P* is set to a binary number *n*, equal to the number of bits in the multiplier. In state *S_add*, the multiplier bit held in *Q[0]* is checked, and, if it is equal to 1, the multiplicand in *B* is added to the partial product in *A*. The carry from the addition is transferred to *C*. The partial product in *A* and *C* is left unchanged if *Q[0]* = 0. The counter *P* is decremented by 1 regardless of the value of *Q[0]*, so *Decr_P* is formed in state *S_add* as a Moore output of the controller. In both cases, the next state is *S_shift*. Registers *C*, *A*, and *Q* are combined into one composite register, *CAQ*, formed by the concatenation { *C*, *A*, *Q* }, and its contents are shifted once to the right to obtain a new partial product. This shift operation is symbolized in the flowchart with a logical right-shift operator, \gg . It is equivalent to the following statement in register transfer notation:

following statement in register transfer notation:




FIGURE 8.15

Description

Shift right CAQ, $C \leftarrow 0$

In terms of individual register symbols, the shift operation can be described by the following register operations:

$A \leftarrow \text{shr } A, A_{n-1} \leftarrow C \quad Q \leftarrow \text{shr } Q, Q_{n-1} \leftarrow A_0 \quad C \leftarrow 0$

Both registers A and Q are shifted right. The leftmost bit of A , designated by A_{n-1} , receives the carry from C . The leftmost bit of Q , Q_{n-1} , receives the bit from the rightmost position of A in A_0 , and C is reset to 0. In essence, this is a long shift of the composite register CAQ with 0 inserted into the serial input, which is at C .

The value in counter P is checked after the formation of each partial product. If the contents of P are different from zero, status bit *Zero* is set equal to 0 and the process is repeated to form a new partial product. The process stops when the counter reaches 0 and the controller's status input *Zero* is equal to 1. Note that the partial product formed in A is shifted into Q one bit at a time and eventually replaces the multiplier. The final product is available in A and Q , with A holding the most significant bits and Q the least significant bits of the product.

[Table 8.5](#) repeats the previous numerical data to clarify the multiplication process. The procedure follows the steps outlined in the ASMD chart. The data shown in the table can be compared with simulation results.

Table 8.5 *Numerical Example For Binary Multiplier*

Multiplicand	Multiplier Q
$B = 101112 = 17H = 2310.$	$=100112 = 13H = 1910.$

C	A	Q	P
---	---	---	---

Multiplier in Q	0	00000	10011	101
$Q_0=1$; add B		<u>10111</u>		
First partial product	0	10111		100
Shift right CAQ	0	01011	11001	
$Q_0=1$; add B		<u>10111</u>		
Second partial product	1	00010		011
Shift right CAQ	0	10001	01100	
$Q_0=0$; shift right CAQ	0	01000	10110	010
$Q_0=0$; shift right CAQ	0	00100	01011	001
$Q_0=1$; add B		<u>10111</u>		
Fifth partial product	0	11011		
Shift right CAQ	0	01101	10101	000
Final product in $AQ=01101101012=1b5H$				


The type of registers needed for the data processor subsystem can be derived from the register operations listed in the ASMD chart. Register A

The type of registers needed for the data processor subsystem can be derived from the register operations listed in the ASMD chart. Register *A* is a shift register with parallel load to accept the sum from the adder and must have a synchronous clear capability to reset the register to 0. Register *Q* is a shift register. The counter *P* is a binary down counter with a facility to parallel load a binary constant. The *C* flip-flop must be designed to accept the input carry and have a synchronous clear. Registers *B* and *Q* need a parallel load capability in order to receive the multiplicand and multiplier prior to the start of the multiplication process.

8.8 CONTROL LOGIC

The design of a digital system can be divided into two parts: the design of the register transfers in the datapath unit and the design of the logic of the control unit. The control logic is a finite state machine; its Mealy- and Moore-type outputs control the operations of the datapath by determining when operations execute. The inputs to the control unit are the primary (external) inputs and the internal status signals fed back from the datapath to the controller. The design of the system can be synthesized from an RTL description derived from the ASMD chart. Alternatively, a manual design must derive the logic governing the inputs to the flip-flops holding the state of the controller. The information needed to form the state diagram of the controller is already contained in the ASMD chart, since the rectangular blocks that designate state boxes are the states of the sequential circuit. The diamond-shaped blocks that designate decision boxes determine the logical conditions for the next state transition in the state diagram and assertions of the conditional outputs.

As an example, the control state diagram for the binary multiplier developed in the previous section is shown in [Fig. 8.16\(a\)](#). The information for the diagram is taken directly from the ASMD chart of [Fig. 8.15](#). The three states *S_idle* through *S_shift* are taken from the rectangular state boxes. The inputs *Start* and *Zero* are taken from the diamond-shaped decision boxes. The register transfer operations for each of the three states are listed in [Fig. 8.16\(b\)](#) and are taken from the corresponding state and conditional boxes in the ASMD chart. Establishing the state transitions is the initial focus, so the outputs of the controller are not shown.



State Transition		Register Operations
<u>From</u>	<u>To</u>	
<i>S_idle</i>		<i>Initial state</i>
<i>S_idle</i>	<i>S_add</i>	$A \leq 0, C \leq 0, P \leq dp_width$ $A \leq Multiplicand, Q \leq Multiplier$
<i>S_add</i>	<i>S_shift</i>	$P \leq P - 1$ <i>if</i> ($Q[0]$) <i>then</i> ($A \leq A + B, C \leq C_{out}$)
<i>S_shift</i>		<i>shift right</i> {CAQ}, $C \leq 0$

(b)

FIGURE 8.16

Control specifications for binary multiplier

[Description](#)

We must execute two steps when implementing the control logic: (1) establish the required sequence of states, and (2) provide signals to control the register operations. The sequence of states is specified in the ASMD chart or the state diagram. The signals for controlling the operations in the registers are specified in the register transfer statements annotated on the ASMD chart or listed in tabular format. For the multiplier, these signals are *Load_regs* (for parallel loading the registers in the datapath unit), *Decr_P* (for decrementing the counter), *Add_regs* (for adding the

multiplicand and the partial product), and *Shift_regs* (for shifting register CAQ). The block diagram of the control unit is shown in [Fig. 8.14\(a\)](#). The inputs to the controller are *Start*, *Q[0]*, and *Zero*, and the outputs are *Ready*, *Load_regs*, *Decr_P*, *Add_regs*, and *Shift_regs*, as specified in the ASMD chart. We note that *Q[0]* affects only the output of the controller, not its state transitions. The machine transitions from *S_add* to *S_shift* unconditionally.

An important step in the design is the assignment of coded binary values to the states. The simplest assignment is the sequence of binary numbers, as shown in [Table 8.6](#). Another assignment is the so-named Gray code, according to which only one bit changes when going from one number to the next. A state assignment often used in control design is the *one-hot* assignment. This assignment uses as many bits and flip-flops as there are states in the circuit. At any given time, only one bit is equal to 1 (the one that is hot) while all others are kept at 0 (all cold). This type of assignment uses a flip-flop for each state. Indeed, one-hot encoding uses more flip-flops than other types of coding, but it usually leads to simpler decoding logic for the next state and the output of the machine. Because the decoding logic does not become more complex as states are added to the machine, the speed at which the machine can operate is not limited by the time required to decode the state.

Table 8.6 State Assignment for Control

State	Binary	Gray Code	One-Hot
<i>S_idle</i>	00	00	001
<i>S_add</i>	01	01	010
<i>S_shift</i>	10	11	100

Since the controller is a sequential circuit, it can be designed manually by the sequential logic procedure outlined in [Chapter 5](#). In most cases this method is difficult to carry out manually because a typical control circuit may have a large number of states and inputs. As a consequence, it is necessary to use specialized methods for control logic design that may be considered as variations of the classical sequential logic method. We will now present two such design procedures. One uses a sequence register and decoder, and the other uses one flip-flop per state. The method will be presented for a small circuit, but it applies to larger circuits as well. Of course, the need for these methods is eliminated if one has software that automatically synthesizes the circuit from an HDL description.

Sequence Register and Decoder

The sequence-register-and-decoder (manual) method, as the name implies, uses a register for the control states and a decoder to provide an output corresponding to each of the states. (The decoder is not needed if a one-hot code is used.) A register with n flip-flops can have up to 2^n states, and an n -to- 2^n -line decoder has up to 2^n outputs. An n -bit sequence register is essentially a circuit with n flip-flops, together with the associated gates that effect their state transitions.


The ASMD chart and the state diagram for the controller of the binary multiplier have three states and two inputs. (There is no need to consider $Q[0]$.) To implement the design with a sequence register and decoder, we need two flip-flops for the register and a two-to-four-line decoder. The outputs of the decoder will form the Moore-type outputs of the controller directly. The Mealy-type outputs will be formed from the Moore outputs and the inputs.

The state table for the finite state machine of the controller is shown in [Table 8.7](#). It is derived directly from the ASMD chart of [Fig. 8.15\(b\)](#) or the state diagram of [Fig. 8.16\(a\)](#). We designate the two flip-flops as G1 and G0 and assign the binary codes 00, 01, and 10 to states S_idle , S_add , and S_shift , respectively. Note that the input columns have don't-care entries whenever the input variable is not used to determine the next state or the outputs. The outputs of the control circuit are designated by the names given in the ASMD chart. The particular Moore-type output variable that is equal to 1 at any given time is determined from the equivalent binary


value of the present state. Those output variables are shaded in [Table 8.7](#). Thus, when the present state is $G1G0=00$, output *Ready* must be equal to 1, while the other outputs remain at 0. Since the Moore-type outputs are a function of only the present state, they can be generated with a decoder circuit having the two inputs $G1$ and $G0$ and using three of the decoder outputs $T0$ through $T2$, as shown in [Fig. 8.17\(a\)](#), which does not include the wiring for the state feedback.

Table 8.7 *State Table for Control Circuit*

	Present State		Inputs			Next State		Outputs		
Present-State Symbol	G1	G0	Start	Q[0]	Zero	G1	G0	Ready	Load_regs	Decr_P A
<i>S_idle</i>	0	0	0	X	X	0	0	1	0	0
<i>S_idle</i>	0	0	1	X	X	0	1	1	1	0
<i>S_add</i>	0	1	X	0	X	1	0	0	0	1
<i>S_add</i>	0	1	X	1	X	1	0	0	0	1
<i>S_shift</i>	1	0	X	X	0	0	1	0	0	0
<i>S_shift</i>	1	0	X	X	1	0	0	0	0	0



(a)



(b)

FIGURE 8.17

Logic diagram derived from [Table 8.7](#) for controlling a binary multiplier using a sequence register and decoder

[Description](#)

The state machine of the controller can be designed from the state table by means of the classical procedure presented in [Chapter 5](#). This example has a small number of states and inputs, so we could use maps to simplify the Boolean functions. In most control logic applications, the number of states and inputs is much larger. In general, the application of the classical method requires an excessive amount of work to obtain the simplified input equations for the flip-flops and is prone to error. The design can be simplified if we take into consideration the fact that the decoder outputs are available for use in the design. Instead of using flip-flop outputs as the present-state conditions, *we use the outputs of the decoder to indicate the present-state condition of the sequential circuit*. Moreover, instead of using maps to simplify the flip-flop equations, we can obtain them directly by inspection of the state table. For example, from the next-state conditions in the state table, we find that the next state of G1 is equal to 1 when the present state is *S_add* and is equal to 0 when the present state is *S_idle* or *S_shift*. These conditions can be specified by the equation

$$DG1 = T1$$

where DG1 is the *D* input of flip-flop G1. Similarly, the *D* input of G0 is

$$DG0 = T0 \text{ Start} + T2 \text{ Zero}'$$

When deriving input equations by inspection from the state table, we cannot be sure that the Boolean functions have been simplified in the best possible way. (Synthesis tools take care of this detail automatically.) In general, it is advisable to analyze the circuit to ensure that the equations derived do indeed produce the required state transitions.

The logic diagram of the control circuit is drawn in [Fig. 8.17\(b\)](#). It consists of a register with two flip-flops G1 and G0 and a 2×4 decoder. The outputs

of the decoder are used to generate the inputs to the next-state logic as well as the control outputs. The outputs of the controller should be connected to the datapath to activate the required register operations.

One-Hot Design (One Flip-Flop per State)

Another method of control logic design is the one-hot assignment, which results in a sequential circuit with one flip-flop per state. Only one of the flip-flops contains a 1 at any time; all others are reset to 0. The single 1 propagates from one flip-flop to another under the control of decision logic. In such a configuration, each flip-flop represents a state that is present only when the control bit is transferred to it.

This method uses the maximum number of flip-flops for the sequential circuit. For example, a sequential circuit with 12 states requires a minimum of four flip-flops. By contrast, with the method of one flip-flop per state, the circuit requires 12 flip-flops, one for each state. At first glance, it may seem that this method would increase system cost, since more flip-flops are used. But the method offers some advantages that may not be apparent. One advantage is the simplicity with which the logic can be designed by inspection of the ASMD chart or the state diagram. *No state or excitation tables are needed if D-type flip-flops are employed.* The one-hot method offers a savings in design effort, an increase in operational simplicity, and a possible decrease in the total number of gates, since a decoder is not needed.

The design procedure for a one-hot state assignment will be demonstrated by obtaining the control circuit specified by the state diagram of [Fig. 8.16\(a\)](#). Since there are three states in the state diagram, we choose three *D* flip-flops and label their outputs *G0*, *G1*, and *G2*, *corresponding to S_idle, S_add, and S_shift*, respectively. The input equations for setting each flip-flop to 1 are determined from the present state and the input conditions along the corresponding directed lines going into the state. For example, *DG0*, the input to flip-flop *G0*, is set to 1 if the machine is in state *G0* and *Start* is not asserted, or if the machine is in state *G2* and *Zero* is asserted. These conditions are specified by the input equation:

$$DG0 = G0 \text{ Start}' + G2 \text{ Zero}$$

In fact, the condition for setting a flip-flop to 1 is obtained directly from the state diagram, that is, from the condition specified in the directed lines going into the corresponding flip-flop state ANDed with the previous flip-flop state. If there is more than one directed line going into a state, all conditions must be ORed. Using this procedure for the other three flip-flops, we obtain the remaining input equations:

$$DG1 = G0 \text{ Start} + G2 \text{ Zero}' \quad DG2 = G1$$

The logic diagram of the one-hot controller is shown in [Fig. 8.18](#). The circuit consists of three *D* flip-flops labeled G0 through G2, together with the associated gates specified by the input equations. Initially, flip-flop G0 must be set to 1 and all other flip-flops must be reset to 0, so that the flip-flop representing the initial state is enabled. This can be done by using an asynchronous preset on flip-flop G0 and an asynchronous clear for the other flip-flops. Once started, the controller with one flip-flop per state will propagate from one state to the other in the proper manner. Only one flip-flop will be set to 1 with each clock edge; all others are reset to 0, because their *D* inputs are equal to 0.




FIGURE 8.18

Logic diagram for one-hot state controller

[Description](#)

8.9 HDL DESCRIPTION OF BINARY MULTIPLIER

[HDL Example 8.5](#) presents RTL description of the binary multiplier designed in [Section 8.7](#). For simplicity, the entire description is “flattened” and encapsulated in one design unit. Comments will identify the controller and the datapath.

HDL Example 8.5 (Sequential Binary Multiplier)

Verilog

The first part of the description declares all of the inputs and outputs as specified in the block diagram of [Fig. 8.14\(a\)](#). The machine is parameterized for a five-bit datapath to enable a comparison between its simulation data and the result of the multiplication with the numerical example listed in [Table 8.5](#). The same model can be used for a datapath having a different size merely by changing the value of the parameters. The second part of the description declares all registers in the controller and the datapath, as well as the one-hot encoding of the states. The third part specifies implicit combinational logic (continuous assignment statements) for the concatenated register *CAQ*, the *Zero* status signal, and the *Ready* output signal. The continuous assignments for *Zero* and *Ready* are accomplished by assigning a Boolean expression to their **wire** declarations. The next section describes the control unit, using a single edge-sensitive cyclic behavior to describe the state transitions, and a level-sensitive cyclic behavior to describe the combinational logic for the next state and the outputs. Again, note that default assignments are made to *next_state*, *Load_regs*, *Decr_P*, *Add_regs*, and *Shift_regs*. The subsequent logic of the case statement assigns their value by exception. The state transitions and the output logic are written directly from the ASMD chart of [Fig. 8.15\(b\)](#).

The datapath unit describes the register operations within a separate edge-sensitive cyclic behavior.¹¹ (For clarity, separate cyclic behaviors are used; *we do not mix the description of the datapath with the description of the controller.*) Each control input is decoded and is used to specify the associated operations. The addition and subtraction operations will be implemented in hardware by combinational logic. Signal *Load_regs* causes the counter and the other registers to be loaded with their initial values, etc. Because the controller and datapath have been partitioned into separate units, the control signals completely specify the behavior of the datapath; explicit information about the state of the controller is not needed and is not made available to the datapath unit.

¹¹ The width of the datapath here is *dp_width*.

The next-state logic of the controller includes a default case item to direct a synthesis tool to map any of the unused codes to *S_idle*. The default case item and the default assignments preceding the **case** statement ensure that the machine will recover if it somehow enters an unused state. They also prevent unintentional synthesis of latches. (Remember, a synthesis tool will synthesize latches when what was intended to be combinational logic in fact fails to completely specify the input–output function of the logic.)

```

module Sequential_Binary_Multiplier (Product, Ready, Multiplic
// Default configuration: five-bit datapath
parameter      dp_width = 5; // Set to width of datapath
output [2*dp_width -1: 0] Product;
output Ready;
input  [dp_width -1: 0] Multiplicand, Multiplier;
input  Start, clock, reset_b;
parameter      BC_size = 3; // Size of bit counter
parameter      S_idle = 3'b001, // one-hot code
                S_add = 3'b010,
                S_shift = 3'b100;
reg    [2: 0] state, next_state;
reg    [dp_width -1: 0] A, B, Q; // Sized for datapath
reg    C;
reg    [BC_size -1: 0] P;
reg    Load_regs, Decr_P, Add_regs, Shift_regs;
// Miscellaneous combinational logic
assign Product = {A, Q};
wire   Zero = (P == 0); // counter is zero
        // Zero = ~|P; // alternative
wire   Ready = (state == S_idle); // controller status
// control unit
always @ (posedge clock, negedge reset_b)
    if (!reset_b) state <= S_idle; else state <= next_state;

```

```

always @ (state, Start, Q[0], Zero) begin
    next_state = S_idle;
    Load_regs = 0;
    Decr_P = 0;
    Add_regs = 0;
    Shift_regs = 0;
case (state)
    S_idle: if (Start) begin next_state = S_add; Load_regs =
    S_add: begin next_state = S_shift; Decr_P = 1; if (Q[0]) /
    S_shift: begin Shift_regs = 1; if (Zero) next_state = S_i
else next_state = S_add; end
    default: next_state = S_idle;
endcase
end
// datapath unit
always @ (posedge clock) begin
    if (Load_regs) begin
        P <= dp_width;
        A <= 0;
        C <= 0;
        B <= Multiplicand;
        Q <= Multiplier;
    end
    if (Add_regs) {C, A} <= A + B;
    if (Shift_regs) {C, A, Q} <= {C, A, Q} >> 1;
    if (Decr_P) P <= P -1;
end
endmodule

```

VHDL

VHDL models can be extended by using generic constants to describe register sizes, bus sizes, and other features that vary from application to application. Carefully-named constants can make code more readable, flexible, and reusable, thereby promoting efficient revisions to a design. Here, we wish to design a multiplier to support a word size of five bits. By using constants, the same model can be reused with differently-sized words. A *generic constant* is declared within an entity and is available for use in any architecture that is paired with the entity. Ordinary constants are local to the architecture or process in which they are declared.

The syntax template for a generic constant is given below:

```

entity entity_name is
    generic (constant_names : constant_type;
            constant_names : constant_type;

```

```

        constant_names : constant_type);
    port ( . . . );
end entity_name;

```

Note that the template declares generic constants before the port of the entity is declared, so the constants can be used to provide flexibility in the definition of the port.

The sequential binary multiplier is described by processes.

```

entity Sequential_Binary_Multiplier_vhdl is
    generic (dp_width : integer := 5); -- Width of the datapath
    port (Product: out Std_Logic_Vector (2*dp_width-1 downto 0),
          Start, clock, reset_b: in Std_Logic);
end Sequential_Binary_Multiplier_vhdl;

architecture Behavioral of Sequential_Binary_Multiplier_vhdl
    constant BC_size integer := 3
    constant S_idle: Std_Logic_Vector (2 downto 0) := '001';
    constant S_add: Std_Logic_Vector (2 downto 0) := '010';
    constant S_shift: Std_Logic_Vector (2 downto 0) := '100';
    signal state, next_state: Std_Logic_Vector (2 downto 0);
    signal A, B, Q: Std_Logic_Vector (dp_width-1 downto 0);
    signal C: Std_Logic;
    signal P: Std_Logic_Vector (BC_size-1 downto 0);
    begin
        -- Concurrent signal assignments
        Product <= A & Q; -- Concatenation
        Zero <= P = '0'; -- Counter is
        Ready <= state = S_idle; -- Controller state

        -- Control Unit
        process (clock, reset_b) -- State transitions,
        begin
            if reset_b = '0' then state <= S_idle;
            elsif clock'event and clock = '1' then state <= next_state;
            end process;

        process (state, Start, Q(0), Zero) -- Next-state logic
        begin
            -- Defaults for assign by exception
            next_state <= S_idle;
            Load_regs <= '0';
            Decr_P <= '0';
            Add_regs <= '0';
            Shift_regs <= '0';

            -- State decoding logic
            case state is
                when S_idle => if Start = '1'

```

```

                                then begin ne
when S_add => begin next_state = S_shif
                                if Q(0) = '
                                end;
when S_shift => begin Shift_regs <= '1';
                                if Zero = '1'
                                else next_state
when others => next_state <= S_idle;
end case;
end process;

process (clock)
-- Datapath Unit (Register ops)
begin
if clock'event and clock = '1' then begin
if Load_regs = '1' then begin
P <= dp_width;
A <= 0;
C <= 0;
B <= Multiplicand;
Q <= Multiplier;
end if;
if Add_regs = '1' then C & A <= A + B; en
if Shift_regs = '1' then C & A & Q <= s
if Decr_P = '1' then P <= P -1; end if;
end if;
end process;
end Behavioral

```

Testing the Multiplier

Irrational exuberance can doom a design. It is naive to conclude that an HDL description of a system is correct on the basis of the output it generates under the application of a few input signals. A more strategic approach to testing and verification exploits the partition of the design into its datapath and control unit. This partition supports separate verification of the controller and the datapath. A separate testbench can be developed to verify that the datapath executes each operation and generates status signals correctly. After the datapath unit is verified, the next step is to verify that each control signal is formed correctly by the control unit. A separate testbench can verify that the control unit exhibits the complete functionality specified by the ASMD chart (i.e., it makes the correct state transitions and asserts its outputs in response to the external inputs and the status signals).

A verified control unit and a verified datapath unit together do not guarantee that the system will operate correctly. The final step in the design process is to *integrate the verified models* within a parent design unit and verify the functionality of the overall machine with the control unit controlling the datapath unit. The interface between the controller and the datapath must be examined in order to verify that the ports are connected correctly. For example, a mismatch in the listed order of signals may not be detected by the compiler. After the datapath unit and the control unit have been verified, a third testbench should verify the specified functionality of the complete system. In practice, this requires writing a comprehensive test plan identifying that functionality. For example, the test plan would identify the need to verify that the sequential multiplier asserts the signal *Ready* in state *S_idle*. The exercise to write a test plan is not academic: *The quality and scope of the test plan determine the worth of the verification effort*. The test plan guides the development of the testbench and increases the likelihood that the final design will match its specification.

HDL Example 8.6 (Testbench)

Verilog

Testing and verifying an HDL model usually requires access to more information than the inputs and outputs of the machine. Knowledge of the state of the control unit, the control signals, the status signals, and the internal registers of the datapath might all be necessary for debugging. Fortunately, Verilog provides a mechanism to hierarchically de-reference identifiers so that any variable at any level of the design hierarchy can be viewed by the testbench. Procedural statements can display the information required to support efforts to debug the machine. This mechanism references the variable by its hierarchical path name. For example, the register *P* within the datapath unit is not an output port of the multiplier, but it can be referenced as *M0.P*. The hierarchical path name consists of the sequence of module identifiers or block names, separated by periods and specifying the location of the variable in the design hierarchy. We also note that simulators commonly have a graphical user interface that displays all levels of the hierarchy of a design.

The first testbench below uses the system task **\$strobe** to display the result of the computations. This task is similar to the **\$display** and **\$monitor** tasks explained in Section 4.12. The **\$strobe** system task provides a synchronization mechanism to ensure that data are displayed only after all assignments in a given time step are executed. This is very useful in synchronous sequential circuits, where the time step begins at a clock edge and multiple assignments may occur at the same time step of simulation. When the system is synchronized to the positive edge of the clock, using **\$strobe** after the ***always @ (posedge clock)*** statement ensures that the display shows values of the signal after the clock pulse.

The testbench module *t_Sequential_Binary_Multiplier* instantiates the module *Sequential Binary_Multiplier* of [HDL Example 8.5](#). Both modules must be included as source files when simulating the multiplier with a Verilog HDL simulator. The result of this simulation displays a simulation log with numbers identical to the ones in [Table 8.5](#). The code includes a second testbench to exhaustively multiply five-bit values of the multiplicand and the multiplier. Waveforms for a sample of simulation results are shown in [Fig. 8.19](#). The numerical values of *Multiplicand*, *Multiplier*, and *Product* are displayed in decimal and hexadecimal formats. Insight can be gained by studying the displayed waveforms of the control state, the control signals, the status signals, and the register operations. Enhancements to the multiplier and its testbench are considered in the problems at the end of this chapter. In this example, $19_{10} \times 23_{10} = 437_{10}$, and $17H + 0bH = 02H$ with $C=1$. Note the need for the carry bit.




FIGURE 8.19

Simulation waveforms for one-hot state controller

```
// Testbench for the binary multiplier
module t_Sequential_Binary_Multiplier;
  parameter dp_width = 5; // Set to width of datapath
  wire [2*dp_width-1: 0] Product; // Output from multiplicand
  wire Ready;
  reg [dp_width-1: 0] Multiplicand, Multiplier; // Inputs
  reg Start, clock, reset_b;
// Instantiate multiplier
Sequential_Binary_Multiplier M0 (Product, Ready, Multiplicand,
// Generate stimulus waveforms
  initial #200 $finish;
  initial
  begin
    Start = 0;
    reset_b = 0;
    #2 Start = 1; reset_b = 1;
    Multiplicand = 5'b10111; Multiplier = 5'b10011;
    #10 Start = 0;
  end
  initial
  begin
    clock = 0;
    repeat (26) #5 clock = 'clock;
  end
// Display results and compare with Table 8.5
  always @ (posedge clock)
  $strobe ("C=%b A=%b Q=%b P=%b time=%0d",M0.C,M0.A,M0.Q,M0.P,
  endmodule
```

Simulation log:

```
C=0 A=00000 Q=10011 P=101 time=5
C=0 A=10111 Q=10011 P=100 time=15
C=0 A=01011 Q=11001 P=100 time=25
C=1 A=00010 Q=11001 P=011 time=35
C=0 A=10001 Q=01100 P=011 time=45
C=0 A=10001 Q=01100 P=010 time=55
C=0 A=01000 Q=10110 P=010 time=65
C=0 A=01000 Q=10110 P=001 time=75
C=0 A=00100 Q=01011 P=001 time=85
C=0 A=11011 Q=01011 P=000 time=95
C=0 A=01101 Q=10101 P=000 time=105
C=0 A=01101 Q=10101 P=000 time=115
C=0 A=01101 Q=10101 P=000 time=125
```

```

/* Testbench for exhaustive simulation
module t_Sequential_Binary_Multiplier;
parameter dp_width = 5; // Width of datapath
wire      [2 * dp_width -1: 0] Product;
wire      Ready;
reg       [dp_width -1: 0] Multiplicand, Multiplier;
reg       Start, clock, reset_b;
Sequential_Binary_Multiplier M0 (Product, Ready, Multiplicand,
initial #1030000 $finish;
initial begin clock = 0; #5 forever #5 clock = ~clock; end
initial fork reset_b = 1;
    #2 reset_b = 0;
    #3 reset_b = 1;
join
initial begin #5 Start = 1; end
initial begin
    #5 Multiplicand = 0;
    Multiplier = 0;
    repeat (32) #10 begin Multiplier = Multiplier + 1;
        repeat (32) @ (posedge M0.Ready) #5 Multiplicand = Multiplier;
    end
end
endmodule
*/

```

VHDL

```

--
entity t_Sequential_Binary_Multiplier_vhdl is
    generic dp_width integer := 5;
    port ();
end t_Sequential_Binary_Multiplier_vhdl;

architecture Behavioral of t_Sequential_Binary_Multiplier_vhdl
signal t_Product: Std_Logic_Vector (2*dp_width-1 downto 0);
signal t_Ready: Std_logic;
signal Multiplicand, Multiplier: Std_Logic_Vector (dp_width-1
signal Start, clock, reset_b: Std_Logic;
integer count range 0 to 25: 0; -- Clock cycle counter
component Sequential_Binary_Multiplier_vhdl
    port (Product: out Std_Logic_Vector (2*dp_width -1 downto
        Multiplicand, Multiplier: in Std_Logic_Vector (dp_width -1 d
        Start, clock, reset_b: in Std_Logic);
begin

-- Instantiate UUT

M0: Sequential_Binary_Multiplier_vhdl port map (Product => t_

```

```

-- Generate stimulus waveforms
process begin
    t_Start <= '0';
    t_reset_b <= '0';
    t_Start <= '1' after 2 ns;
    t_reset_b <= '1' after 2 ns;
    t_multiplicand <= '10111';
    t_multiplier <= '10011';
    t_start <= '0' after 10 ns;
end process

process begin
    t_reset_b <= '1';
    t_reset_b <= '0' after 2 ns;
    t_reset_b <= '1' after 3 ns;
end process
process () begin                                -- 26 clock cycles
    t_clock <= 0;
    while count <= 25 loop
        t_clock <= not t_clock after 5 ns;
    end loop;

end process;

```

The alternative architecture below can be used for exhaustive s

```

architecture Behavioral of t_Sequential_Binary_Multiplier_vh
signal t_Product: Std_Logic_Vector (2*dp_width-1 downto 0);
signal t_Ready: Std_logic;
signal Multiplicand, Multiplier: Std_Logic_Vector (dp_width-1
signal Start, clock, reset_b: Std_Logic;
integer count range 0 to 25: 0;    -- Clock cycle counter, :
component Sequential_Binary_Multiplier_vhdl
    port (Product: out Std_Logic_Vector (2*dp_width -1 d
        Multiplicand, Multiplier: in Std_Logic_Vector (dp_width -
        Start, clock, reset_b: in Std_Logic);
begin

    -- Instantiate UUT

    M0: Sequential_Binary_Multiplier_vhdl port map (Product => t_
        Start => t_Start, clock => t_clock, reset_b => t_reset_b

```

```

-- Generate stimulus waveforms
process begin
    t_Start <= '0';
    t_reset_b <= '0';
    t_Start <= '1' after 5 ns;
    t_reset_b <= '1' after 2 ns;
    t_start <= '0' after 10 ns;

```

```

end process

process begin
t_reset_b <= '1';
t_reset_b <= '0' after 2 ns;
t_reset_b <= '1' after 3 ns;
end process

process begin
    t_multiplicand <= '0' after 5 ns;
    t_multiplier <= '0';

    while outer_count <= 31 loop
        begin multiplier <= multiplier + 1;
            while inner_count <= 31 loop wait until Ready'
                Multiplicand <= Multiplicand + 1;
            end loop;
        end loop;
    end loop;
end process;

```

Behavioral Description of a Parallel Multiplier

Structural modeling implicitly specifies the functionality of a digital machine by prescribing an interconnection of gate-level hardware units. In this form of modeling, a synthesis tool performs Boolean optimization and translates the HDL description of a circuit into a netlist of gates in a particular technology, for example, CMOS standard cells or an FPGA. Hardware design at this level often requires cleverness and accrued experience. It is the most tedious and detailed form of modeling. In contrast, behavioral RTL modeling specifies functionality abstractly, in terms of HDL operators and other language constructs. The RTL model does not specify a gate-level implementation of the registers or the logic to control the operations that manipulate their contents—those tasks are accomplished by a synthesis tool. RTL modeling implicitly schedules operations by explicitly assigning them to clock cycles. The most abstract form of behavioral modeling describes only an algorithm, without any reference to a physical implementation, a set of resources, or a schedule for their use. Thus, algorithmic modeling allows a designer to explore trade-offs in the space (hardware) and time domains, trading processing speed for hardware complexity. That work is beyond our purpose here.

[HDL Example 8.7](#) presents an RTL model and an algorithmic model of a binary multiplier. Both use a level-sensitive cyclic behavior. The RTL model expresses the functionality of a multiplier in a single statement. A synthesis tool will associate with the multiplication operator a gate-level circuit equivalent to that shown in [Section 4.7](#). In simulation, when either the multiplier or the multiplicand changes, the product will be updated. The time required to form the product will depend on the propagation delays of the gates available in the technology used by the synthesis tool. The second model is an algorithmic description of the multiplier. A synthesis tool will unroll the loop of the algorithm and infer the need for a gate-level circuit equivalent to that shown in [Section 4.7](#).

Be aware that a synthesis tool may not be able to synthesize a given algorithmic description, even though the associated HDL model will simulate and produce correct results. One difficulty is that the sequence of operations implied by an algorithm might not be physically realizable in a single clock cycle. It then becomes necessary to distribute the operations over multiple clock cycles. A tool for synthesizing RTL logic will not be able to automatically accomplish the required distribution of effort, but a tool that is designed to synthesize algorithms should be successful. In effect, a behavioral synthesis tool would have to allocate the registers and adders to implement multiplication. If only a single adder is to be shared by all of the operations that form a partial sum, the activity must be distributed over multiple clock cycles and in the correct sequence, ultimately leading to the sequential binary multiplier for which we have explicitly designed the controller for its datapath. Behavioral synthesis tools require a different and more sophisticated style of modeling and are not within the scope of this text.

HDL Example 8.7

Verilog

```
// Behavioral (RTL) description of a parallel multiplier (n = 8)
module Mult (Product, Multiplicand, Multiplier);
  input    [7: 0]    Multiplicand, Multiplier;
  output reg [15: 0] Product;
  always @ (Multiplicand, Multiplier)
    Product = Multiplicand * Multiplier;
```

endmodule

```
module Algorithmic_Binary_Multiplier #(parameter dp_width = 5
  output [2*dp_width -1: 0] Product, input [dp_width -1: 0]
  reg [dp_width -1: 0] A, B, Q; // Sized for datapath
  reg C;
  integer k;
  assign Product = {C, A, Q};
  always @ (Multiplier, Multiplicand) begin
    Q = Multiplier;
    B = Multiplicand;
    C = 0;
    A = 0;
    for (k = 0; k <= dp_width -1; k = k + 1) begin
      if (Q[0]) {C, A} = A + B;
      {C, A, Q} = {C, A, Q} >> 1;
    end
  end
endmodule
```

```
module t_Algorithmic_Binary_Multiplier; // Self-checking test
  parameter dp_width = 5; // Width of datapath
  wire [2* dp_width -1: 0] Product;
  reg [dp_width -1: 0] Multiplicand, Multiplier;
  integer Exp_Value;
  reg Error;
  Algorithmic_Binary_Multiplier M0 (Product, Multiplicand, Mult
  // Error detection
  initial # 1030000 finish;
  always @ (Product) begin
    Exp_Value = Multiplier * Multiplicand;
    // Exp_Value = Multiplier * Multiplicand +1; // Inject error
    Error = Exp_Value ^ Product;
  end
  // Generate multiplier and multiplicand exhaustively for 5 bit
  initial begin
    #5 Multiplicand = 0;
    Multiplier = 0;
    repeat (32) #10 begin Multiplier = Multiplier + 1;
    repeat (32) #5 Multiplicand = Multiplicand + 1;
  end
end
endmodule
```

VHDL

```
-- Behavioral (RTL) description of a parallel multiplier (word
entity MULT is
```

```

        generic dp_width: integer := 5;
        port (Multiplicand, Multiplier: in Std_Logic_Array (d
              Product: out Std_Logic_Array (2*dp_width-1 d
end MULT;

architecture RTL of MULT is
    signal A, B, Q: Std_Logic_Array (dp_width-1 downto 0); -- Si
    integer k;
begin
    Product <= C & A & Q;

process (Multiplier, Multiplicand) begin
    Q <= Multiplier;
    B <= Multiplicand;
    C <= '0';
    A <= '0';

    for k in 0 to 31 loop
        if Q(0) then
            C & A <= A + B;
            C & A & Q <= C & Q & A srl 1;
        end if;
    end loop;
end process;
end RTL;

entity t_MULT is
    generic dp_width: integer := 5;
    port ();
end MULT;

architecture Testbench of MULT is
    component MULT port (Mutiplicand, Multiplier, Product
    signal t_Multiplicand, t_Multiplier: Std_Logic_Vector (
    signal t_product: Std_Logic_Vector (2*dp_width-1 down
    integer Exp_value;
    signal Error: bit;
    integer k_outer, k_inner;
begin
    -- Instantiate UUT
M0: MULT port map (Mutiplicand => t_Multiplicand, Multiplier,

    -- Error Detection
process (Product) begin
    Exp_Value <= Multiplier * Multiplicand; -- Replace with
    -- Exp_Value <= Multiplier * Multiplicand +1; -- Injec
    Error <= Exp_Value xor Product;
end process;
end Testbench;

-- Generate multiplier and multiplicand exhaustively for 5-bit

```



```

process
  Multiplicand <= 0 after 5 ns;
  Multiplicand <= 0;
  for k_outer in 0 to 31 loop
    Multiplier <= Multiplier + 1;
    for k_inner in 0 to 31 loop
      Multiplicand <= Multiplicand + 1;
    end loop;
  end loop;
end process;

```

8.10 DESIGN WITH MULTIPLEXERS

The register-and-decoder scheme for the design of a controller has three parts: the flip-flops that hold the binary state value, the decoder that generates the control outputs, and the combinational logic (gates) that determine the next-state and output signals. In [Section 4.11](#), it was shown that a combinational circuit can be implemented with multiplexers instead of individual gates. Replacing the gates with multiplexers results in a regular pattern of three levels of components. The first level consists of multiplexers that determine the next state of the register. The second level contains a register that holds the present binary state. The third level has a decoder that asserts a unique output line for each control state. These three components are predefined standard cells in many integrated circuits.

Consider, for example, the ASM chart of [Fig. 8.20](#), consisting of four states and four control inputs. We are interested in only the control signals governing the state sequence. These signals are independent of the register operations of the datapath, so the edges of the graph are not annotated with datapath register operations, and the graph does not identify the output signals of the controller. The binary assignment for each state is indicated at the upper right corner of the state boxes. The decision boxes specify the state transitions as a function of the four control inputs: w , x , y , and z . The three-level control implementation, shown in [Fig. 8.21](#), consists of two multiplexers, MUX1 and MUX2; a register with two flip-flops, G1 and G0; and a decoder with four outputs— d_0 , d_1 , d_2 , and d_3 , corresponding to S_0 , S_1 , S_2 , and S_3 , respectively. The outputs of the state-register flip-flops are applied to the decoder inputs and also to the select inputs of the multiplexers. In this way, the present state of the register is used to select one of the inputs from each multiplexer. The outputs of the multiplexers are then applied to the D inputs of G1 and G0. The purpose of each multiplexer is to produce an input to its corresponding flip-flop equal to the binary value of that bit of the next-state vector. The inputs of the multiplexers are determined from the decision boxes and state transitions given in the ASM chart. For example, state 00 stays at 00 or goes to 01, depending on the value of input w . Since the next state of G1 is 0 in either case, we place a signal equivalent to logic 0 in MUX1 input 0. The next

state of G_0 is 0 if $w=0$ and 1 if $w=1$. Since the next state of G_0 is equal to w , we apply control input w to MUX2 input 0. This means that when the select inputs of the multiplexers are equal to present state 00, the outputs of the multiplexers provide the binary value that is transferred to the register at the next clock pulse.




FIGURE 8.20

Example of ASM chart with four control inputs

[Description](#)




FIGURE 8.21

Control implementation with multiplexers

[Description](#)

To facilitate the evaluation of the multiplexer inputs, we prepare a table showing the input conditions for each possible state transition in the ASM chart. [Table 8.8](#) gives this information for the ASM chart of [Fig. 8.20](#).

There are two transitions from present state 00 or 01 and three from present state 10 or 11. The sets of transitions are separated by horizontal lines across the table. The input conditions listed in the table are obtained from the decision boxes in the ASM chart. For example, from [Fig. 8.20](#), we note that present state 01 will go to next state 10 if $x=1$ or to next state 11 if $x=0$. In the table, we mark these input conditions as x and x' , respectively. The two columns under “multiplexer inputs” in the table specify the input values that must be applied to MUX1 and MUX2. The multiplexer input for each present state is determined from the input conditions when the next state of the flip-flop is equal to 1. Thus, after present state 01, the next state of G1 is always equal to 1 and the next state of G0 is equal to the complement of x . Therefore, the input of MUX1 is made equal to 1 and that of MUX2 to x' when the present state of the register is 01. As another example, after present state 10, the next state of G1 must be equal to 1 if the input conditions are yz' or yz . When these two Boolean terms are ORed together and then simplified, we obtain the single binary variable y , as indicated in the table. The next state of G0 is equal to 1 if the input conditions are $yz=11$. If the next state of G1 remains at 0 after a given present state, we place a 0 in the multiplexer input, as shown in present state 00 for MUX1. If the next state of G1 is always 1, we place a 1 in the multiplexer input, as shown in present state 01 for MUX1. The other entries for MUX1 and MUX2 are derived in a similar manner. The multiplexer inputs from the table are then used in the control implementation of [Fig. 8.21](#). Note that if the next state of a flip-flop is a function of two or more control variables, the multiplexer may require one or more gates in its input. Otherwise, the multiplexer input is equal to the control variable, the complement of the control variable, 0, or 1.

Table 8.8 Multiplexer Input Conditions

Present State		Next State		Input Condition	Inputs	
G1	G0	G1	G0	s	MUX1	MUX2


0	0	0	0	w'		
0	0	0	1	w	0	w
0	1	1	0	x		
0	1	1	1	x'	1	x'
1	0	0	0	y'		
1	0	1	0	yz'		
1	0	1	1	yz	$yz'+yz=y$	yz
1	1	0	1	$y'z$		
1	1	1	0	y		
1	1	1	1	$y'z'$	$y+y'z'=y+z'$	$y'z+y'z'=y'$

Design Example: Count the Number of Ones in a Register


We will demonstrate the multiplexer implementation of the control unit for a system that is to count the number of 1's in a word of data. The example will also demonstrate the formulation of the ASMD chart and the implementation of the datapath subsystem.

From among various alternatives, we will consider a ones counter consisting of two registers $R1$ and $R2$, and a flip-flop E . (A more efficient implementation is considered in the problems at the end of the chapter.) The system counts the number of 1's in the number loaded into register $R1$ and sets register $R2$ to that number. For example, if the binary number loaded into $R1$ is 10111001, the circuit counts the five 1's in $R1$ and sets register $R2$ to the binary count 101. This is done by shifting each bit from register $R1$ one at a time into flip-flop E . The value in E is checked by the control, and each time it is equal to 1, register $R2$ is incremented by 1.


The block diagram of the datapath and controller are shown in [Fig. 8.22\(a\)](#). The datapath contains registers $R1$, $R2$, and E , as well as logic to shift the leftmost bit of $R1$ into E . The unit also contains logic (a NOR gate to detect whether $R1$ is 0, but that detail is omitted in the figure). The external input signal *Start* launches the operation of the machine; *Ready* indicates the status of the machine to the external environment. The controller has status input signals E and $Zero$ from the datapath. These signals indicate the contents of a register holding the MSB of the data word and the condition that the data word is 0, respectively. E is the output of the flip-flop. $Zero$ is the output of a circuit that checks the contents of register $R1$ for all 0's. The circuit produces an output $Zero=1$ when $R1$ is equal to 0 (i.e., when $R1$ is empty of 1's).



(a)



(b)



(c)

FIGURE 8.22

Block diagram and ASMD chart for count-of-ones circuit

Description

A preliminary ASMD chart showing the state sequence and the register operations is illustrated in [Fig. 8.22\(b\)](#), and the complete ASMD chart in [Fig. 8.22\(c\)](#). Asserting *Start* with the controller in *S_idle* transfers the state to *S_1*, concurrently loads register *R1* with the binary data word, and fills the cells of *R2* with 1's. Note that incrementing a number with all 1's in a counter register produces a number with all 0's. Thus, the first transition from *S_1* to *S_2* will clear *R2*. Subsequent transitions will have *R2* holding a count of the bits of data that have been processed. The content of *R1*, as indicated by *Zero*, will also be examined in *S_1*. If *R1* is empty, *Zero*=1, and the state returns to *S_idle*, where it asserts *Ready*. In state *S_1*, *Incr_R2* is asserted to cause the datapath unit to increment *R2* at each clock pulse. If *R1* is not empty of 1's, then *Zero*=0, indicating that there are some 1's stored in the register. The number in *R1* is shifted and its leftmost bit is transferred into *E*. This is done as many times as necessary, until a 1 is transferred into *E*. For every 1 detected in *E*, register *R2* is incremented and register *R1* is checked again for more 1's. The major loop is repeated until all the 1's in *R1* are counted. Note that the state box of *S_3* has no register operations, but the block associated with it contains the decision box for *E*. Note also that the serial input to shift register *R1* must be equal to 0 because we don't want to shift external 1's into *R1*. The register *R1* in [Fig. 8.22\(a\)](#) is a shift register. Register *R2* is a counter with parallel load.

The multiplexer input conditions for the controller are determined from [Table 8.9](#). The input conditions are obtained from the ASMD chart for each possible binary state transition. The four states are assigned binary values 00 through 11. The transition from present state 00 depends on *Start*. The transition from present state 01 depends on *Zero*, and the transition from present state 11 depends on *E*. Present state 10 goes to next state 11 unconditionally. The values under MUX1 and MUX2 in the table are determined from the Boolean input conditions for the next state of G1 and G0, respectively.

Table 8.9 Multiplexer Input Conditions for Design Example

Present State		Next State		Input Conditions	Multiplexer Inputs	
G1	G0	G1	G0		MUX1	MUX2
0	0	0	0	Start'		
0	0	0	1	Start	0	Start
0	1	0	0	Zero		
0	1	1	0	Zero'	Zero'	0
1	0	1	1	None	1	1
1	1	1	0	E'		
1	1	0	1	E	E'	E

The implementation of the controller is shown in [Fig. 8.23](#). This is a three-level implementation, with the multiplexers in the first level. The inputs to the multiplexers are obtained from [Table 8.9](#).




FIGURE 8.23

Control implementation for count-of-ones circuit

[Description](#)

HDL Example 8.8 (Ones Counter)

Verilog

The Verilog description instantiates structural models of the controller and the datapath. The listing of code includes the lower level modules

implementing their structures. Note that the datapath unit does not have a reset signal to clear the registers, but the models for the flip-flop, shift register, and counter have an active-low reset. This illustrates the use of Verilog data type **supply1** to hardwire those ports to logic value 1 in their instantiation within *Datapath_STR*. Note also that the testbench uses hierarchical de-referencing to access the state of the controller to make the debug and verification tasks easier, without having to alter the module ports to provide access to the internal signals. Another detail to observe is that the serial input to the shift register is hardwired to 0. The lower level models are described behaviorally for simplicity.

```

module Count_Ones_STR_STR (count, Ready, data, Start, clock, r
// Mux - decoder implementation of control logic
// controller is structural
// datapath is structural
parameter      R1_size = 8, R2_size = 4;
output [R2_size -1: 0] count;
output Ready;
input  [R1_size -1: 0] data;
input  Start, clock, reset_b;
wire   Load_regs, Shift_left, Incr_R2, Zero, E;

    Controller_STR M0 (Ready, Load_regs, Shift_left, Incr_R2, Star

    Datapath_STR M1 (count, E, Zero, data, Load_regs, Shift_left,
endmodule
module Controller_STR (Ready, Load_regs, Shift_left, Incr_R2,
output Ready;
output Load_regs, Shift_left, Incr_R2;
input   Start;
input   E, Zero;
input   clock, reset_b;
supply0 GND;
supply1 PWR;

parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11; // 1
wire                               Load_regs, Shift_left, Incr_R2;
wire                               G0, G0_b, D_in0, D_in1, G1, G1_b;
wire                               Zero_b = ~Zero;
wire                               E_b = ~E;
wire [1: 0] select = {G1, G0};
wire [0: 3] Decoder_out;
assign Ready = ~Decoder_out[0];
assign Incr_R2 = ~Decoder_out[1];
assign Shift_left = ~Decoder_out[2];
and (Load_regs, Ready, Start);
mux_4x1_beh Mux_1 (D_in1, GND, Zero_b, PWR, E_b, select
mux_4x1_beh Mux_0 (D_in0, Start, GND, PWR, E, select);

```

```

D_flip_flop_AR_b  M1 (G1, G1_b, D_in1, clock, reset_b);
D_flip_flop_AR_b  M0 (G0, G0_b, D_in0, clock, reset_b);
decoder_2x4_df    M2 (Decoder_out, G1, G0, GND);
endmodule

module Datapath_STR (count, E, Zero, data, Load_regs, Shift_le
parameter          R1_size = 8, R2_size = 4;
output              [R2_size -1: 0] count;
output              E, Zero;
input  [R1_size -1: 0] data;
input  Load_regs, Shift_left, Incr_R2, clock;
wire   [R1_size -1: 0] R1;
wire   Zero;
supply0          Gnd;
supply1          Pwr;
assign Zero = (R1 == 0); // implicit combinational logic
Shift_Reg        M1 (R1, data, Gnd, Shift_left, Load_regs, cloc
Counter          M2 (count, Load_regs, Incr_R2, clock, Pwr);
D_flip_flop_AR   M3 (E, w1, clock, Pwr);
and (w1, R1[R1_size - 1], Shift_left);
endmodule

module Shift_Reg (R1, data, SI_0, Shift_left, Load_regs, clock
parameter          R1_size = 8;
output              [R1_size -1: 0] R1;
input  [R1_size -1: 0] data;
input  SI_0, Shift_left, Load_regs;
input  clock, reset_b;
reg    [R1_size -1: 0] R1;
always @ (posedge clock, negedge reset_b)
  if (reset_b == 0) R1 <= 0;
  else begin
    if (Load_regs) R1 <= data;  else
      if (Shift_left) R1 <= {R1[R1_size -2: 0], SI_0};  end
endmodule

module Counter (R2, Load_regs, Incr_R2, clock, reset_b);
parameter          R2_size = 4;
output              [R2_size -1: 0] R2;
input  Load_regs, Incr_R2;
input  clock, reset_b;
reg    [R2_size -1: 0] R2;
always @ (posedge clock, negedge reset_b)
  if (reset_b == 0) R2 <= 0;
  else if (Load_regs) R2 <= {R2_size {1'b1}}; // Fill with 1
  else if (Incr_R2 == 1) R2 <= R2 + 1;
endmodule

module D_flip_flop_AR (Q, D, CLK, RST_b);
output Q;
input  D, CLK, RST_b;

```

```

    reg    Q;
    always @ (posedge CLK, negedge RST_b)
        if (RST_b == 0) Q <= 1'b0;
        else Q <= D;
endmodule
module D_flip_flop_AR_b (Q, Q_b, D, CLK, RST_b);
    output    Q, Q_b;
    input    D, CLK, RST_b;
    reg    Q;
    assign Q_b = ~Q;
    always @ (posedge CLK, negedge RST_b)
        if (RST_b == 0) Q <= 1'b0;
        else Q <= D;
endmodule
// Behavioral description of four-to-one line multiplexer
// Verilog 2005 port syntax
module mux_4x1_beh
    (output reg m_out,
    input in_0, in_1, in_2, in_3,
    input [1: 0] select
    );
    always @ (in_0, in_1, in_2, in_3, select) // Verilog 2005 s
        case (select)
            2'b00: m_out = in_0;
            2'b01: m_out = in_1;
            2'b10: m_out = in_2;
            2'b11: m_out = in_3;
        endcase
endmodule
// Dataflow description of two-to-four-line decoder
// See Fig. 4.19. Note: The figure uses symbol E, but the
// Verilog model uses enable to indicate functionality clearl
module decoder_2x4_df (D, A, B, enable);
    output [0: 3] D;
    input A, B;
    input enable;
    assign D[0] = !(A && B && !enable),
           D[1] = !(A && B && !enable),
           D[2] = !(A && !B && !enable),
           D[3] = !(A && B && !enable);
endmodule
module t_Count_Ones;
    parameter R1_size = 8, R2_size = 4;
    wire [R2_size -1: 0] R2;
    wire [R2_size -1: 0] count;
    wire Ready;
    reg [R1_size -1: 0] data;
    reg Start, clock, reset_b;
    wire [1: 0] state; // Use only for debug
    assign state = {M0.M0.G1, M0.M0.G0};
    Count_Ones_STR_STR M0 (count, Ready, data, Start, clock, reset

```

```

initial #650 $finish;
initial begin clock = 0; #5 forever #5 clock = ~clock; end
initial fork
  #1 reset_b = 1;
  #3 reset_b = 0;
  #4 reset_b = 1;
  #27 reset_b = 0;
  #29 reset_b = 1;
  #355 reset_b = 0;
  #365 reset_b = 1;
  #4 data = 8'Hff;
  #145 data = 8'haa;
  #25 Start = 1;
  #35 Start = 0;
  #55 Start = 1;
  #65 Start = 0;
  #395 Start = 1;
  #405 Start = 0;
join
endmodule

```

VHDL

The VHDL model of the ones counter instantiates a control unit and a datapath unit in the top level architecture. Structural models of those architectures are defined separately. The control unit is composed of an instantiated and connected AND gate, 4-channel multiplexer, D-type flip-flop with complemented output, and a 2×4 decoder. The outputs of the decoder provide controlling inputs to the data path unit. The datapath unit is a structural model composed of a shift register, a counter, a D-type flip-flop, and a two-input AND gate. Those elements of the datapath unit are described by behavioral models. The testbench has a process defining the *Start*, *data*, and *reset_b* signals. The **wait** statement at the end of the process terminates its activity.

```

entity Count_Ones_STR_vhdl is
generic integer R1_size := 8, R2_size := 4;
port (count; out Std_Logic_Vector (R2_size-1 downto 0);
      Ready: out Std_Logic; data: Std_Logic_Vector (
      Start, clock, reset_b: in Std_Logic);
end Count_Ones_STR_vhdl;

architecture Structural of Count_Ones_STR_vhdl is
  component Controller_STR_vhdl port (ready, Load_regs, Shift
    Incr_R2: out Std_Logic;

```



```

component Datapath_STR_vhdl port (count, E, Zero, data,
                                Load_regs, Shift_left, Incr_R2, clock: in Std_Logic;
begin
-- Instantiate Components
M0: Controller_STR_vhdl port map (Ready => Ready, Load_regs => Load_regs,
                                Shift_left => Shift_left, Incr_R2 => Incr_R2);
M1: Datapath_STR_vhdl port map (count => count, E => E, Zero => Zero,
                                data => data, Load_regs => Load_regs, Shift_left => Shift_left);
end Structural;

entity controller_STR_vhdl is
port (Ready, Load_regs, Shift_left, Incr_R2: out Std_Logic;
      Start, E, Zero, clock, reset_b: in Std_Logic);
end Controller_STR_vhdl

architecture Structural of Controller_STR_vhdl is
    constant: Std_Logic GND := '0';
    constant: Std_Logic PWR := '1';
    constant: Std_Logic: S0 := '00'; -- Binary state code
    constant: Std_Logic: S1 := '01';
    constant: Std_Logic: S2 := '10';
    constant: Std_Logic: S3 := '11';
    signal Zero_b: Std_Logic;
    signal E_b: Std_Logic;
    signal Decoder_out: Std_Logic_Vector range (0 to 3);
    component and2_gate port (Load_regs : out Std_Logic; Re
    end component;
    component mux_4x1_beh
    port (m_out : out Std_Logic; in_0, in_1, in_2, in_3 : in Std_Logic;
    select : in Std_Logic_Vector (1 downto 0));
    end component;
    component D_flip_flip_AR_b
    port (Q, Q_b : out Std_Logic; D : in Std_Logic; clock : in Std_Logic);
    end component;
    component decoder_2x4_df
    port ( D : out Std_Logic; A, B : in Std_Logic; clock : in Std_Logic);
    end component;

begin
-- Declare concurrent signal assignments
Zero_b <= not Zero;
E_b <= not E;
select <= G1 & G0;
Ready <= not Decoder_out(0);
incr_R2 <= not Decoder_out(1);
Shift_left <= not Decoder_out(2);

-- Instantiate components
MUX_1: mux_4x1_beh port map (m_out => D_in1, in_0 => GND,
    in_1 => Zero_b, in_2 => PWR, in_3 => E_b, select => select);

MUX_2: mux_4x1_beh port map (m_out => D_in0, in_0 => Start,

```

```

        in_1 => GND, in_2 => PWR, in_3 => E, select => select);

M1: D_flip_flip_AR_b port map (Q => G1, Q_b => G1_b, D => D_i
    CLK => clock, RST_b => reset_b);

M0: D_flip_flip_AR_b port map (Q => G0, Q_b => G0_b, D => D_i
    CLK => clock, RST_b => reset_b);

M2: decoder_2x4_df port map (D => Decoder_out, G1, G0, GND);

G0: and2_gate port map (sig_out => Load_regs, Ready => Sig1,
end Structural;

entity Datapath_STR_vhdl is
    generic integer R1_size := 8, R2_size := 4;
    port (count: out Std_Logic_Vector (R2_size-1 downto
        E, Zero: in Std_Logic; data:
            Load_regs, Shift_left, Incr_R2, cloc
end Datapath_STR_vhdl;

architecture Structural of Datapath_STR_vhdl is
    signal R1: Std_Logic_Vector (R1_size-1 downto 0);
    signal R2: Std_Logic_Vector (R2_size-1 downto 0);
    constant Zero := '0';
    constant PWR := '1';
    constant GND := '0';
    component Shift_Reg port (R1 out Std_Logic_Vector (R1
        data : in Std_Logic_Vector (R1_size-1 downto 0);
        SI_0, Shift_left, Load_regs : in Std_Logic;
        clock, reset_b : in Std_Logic); end component;
    component Counter port (R2: out Std_Logic_Vector (R2_
        Load_regs, Incr_R2 : in Std_Logic;
        clock, reset_b : in Std_Logic); end component;
    component D_flip_flop_AR port (Q: out Std_Logic; D : in
        CLK, RST, Reset_b : in Std_Logic); end component;
    component and2_gate port (sig_out: out Std_Logic; sig
        end component;

begin
    -- Concurrent signal assignments
    Zero <= (1 = '0');

    -- Instantiate components
    M1: Shift_Reg port map (R1 => R1, data => data, SI_0 =>

    M2: Counter port map (R2 => count, Load_regs => Load_re
        clock => clock, reset_b => PWR);

    M3: D_flip_flop_AR port map (Q => E, D => w1, CLK => c
    G0: and2_gate port map (sig_out => w1, sig1 => R1(R1_s
end Structural;

```

```

entity Shift_Reg is
    generic integer R1_size := 8;
    port (R1: out Std_Logic_Vector (R1_size-1 downto 0);
          data: in Std_Logic_Vector (R1_si
          SI_0, Shift_left, Load_regs: in
          clock, reset_b: in Std_Logic);
end Shift_Reg;

    architecture Behavioral of Shift_Reg is
        constant Std_Logic PWR := '1';
        constant Std_Logic GND := '0';
    begin
        process (clock, reset_b)
        begin
            if (reset_b = '0' then R1 <= '0';
            elsif clock'event and clock = '1' then
                if Load_regs = '1' then R1 <= data;
                elsif Shift_left = '1' then R1 <= R1(R1_size-2 dow
                end if;
            end if;
        end process;
    end Behavioral;

entity Counter is
    generic integer R2_size := 4;
    port (R2: out Std_Logic_Vector (R2_size-1 downto 0);
          Load_regs, Incr_R2: in Std_Logic; clock, reset_b: in
    end Counter;

    architecture Behavioral of Counter'
    variable k: integer;
    begin
        process (clock, reset_b) begin
            if (reset_b = '0' then R2 <= '0';
            elsif clock'event and clock = '1' then -- Fill wit
                if Load_regs = '1' then for k in range (0 to R2
                elsif Incr_R2 = '1' then R2 = R2 + 1;
                end if;
            end if;
        end Behavioral;
    entity D_flip_flop_AR is
        port D_flip_flop_AR_b (Q, D, CLK, RST_b);
    end D_flip_flop_AR;

    architecture Behavioral of D_flip_flop_AR is
    begin
        process
            if RST_b = '0' then Q <= '0';
            elsif clock'event and clock = '1' then Q <= D;
            end if;

```

```

end process;
end Behavioral;

entity D_flip_flip_AR_b is
    port (Q, Q_b, D, CLK, RST_b);
end D_flip_flip_AR_b;

architecture Behavioral of D_flip_flip_AR_b is
begin Q_b <= not Q;
process begin
    if RST_b = '0' then Q <= '0';
    elsif clock'event and clock = '1' then Q <= D;
    end if;
end process;
end Behavioral;

entity t_Counter_Ones_STR_vhdl is
    generic R1: Std_Logic_Vector (R1_size-1 downto 0);
    generic R2: Std_Logic_Vector (R2_size-1 downto 0);
    port ();
end t_Countr_Ones_STR_vhdl;

architecture Behavioral of t_Countr_Ones_STR_vhdl is
    signal t_count : Std_Logic_Vector (R2_size-1 downto 0)
    signal t_Ready: Std_Logic; t_data: Std_Logic_Vector (R1_
    signal t_Start, t_clock, t_reset_b: Std_Logic);
    component Count_Ones_STR_vhdl port (count; out Std_Lo
downto 0); Ready: out Std_Logic;
        data: Std_Logic_Vector (R1_size-1 downto 0);
        Start, clock, reset_b: in Std_Logic);

begin
-- Instantiate UUT
M0: Count_Ones_STR_vhdl
    port map (count => t_count, Ready => t_Ready,
        Start => t_Start, clock => t_clock, reset_b => t_r
-- Generate stimulus waveforms
process begin
    t_clock <= '0';
    loop t_clock <= not t_clock after 5 ns; end loop;
end process;
process begin
    reset_b <= '1' after 1 ns;
    reset_b <= '1' after 3 ns;
    reset_b <= '1' after 4 ns;
    reset_b <= '1' after 27 ns;
    reset_b <= '1' after 29 ns;
    reset_b <= '0' after 355 ns;
    reset_b <= '1' after 365 ns;
    data <= '11111111' after 4 ns;
    data <= '10101010' after 145 ns;

```

```

        Start <= '1' after 25 ns;
        Start <= '0' after 35 ns;
        Start <= '1' after 55 ns;
        Start <= '0' after 65 ns;
        Start <= '1' after 395 ns;
        Start <= '0' after 405 ns;
wait;      // Indefinite suspension
end process;
end Behavioral;

```

Testing the Ones Counter

The testbench in [HDL Example 8.8](#) produces the simulation results in [Fig. 8.24](#). Annotations have been added for clarification and to encourage examination of the behavior of the machine. In [Fig. 8.24\(a\)](#), *reset_b* is toggled low at $t=3$ to drive the controller into *S_idle*, but with *Start* not yet having an assigned value. (The default is x.) Consequently, the controller enters an unknown state (the shaded waveform) at the next clock, and its outputs are unknown.¹² When *reset_b* is asserted (low) again at $t=27$, the state enters *S_idle*. Then, with *Start*=1 at the first clock after *reset_b* is deasserted, (1) the controller enters *S_1*, (2) *Load_regs* causes *R1* to be set to the value of *data*, namely, 8'Hff, and (3) *R2* is filled with 1's. At the next clock, *R2* starts counting from 0. *Shift_left* is asserted while the controller is in state *S_2*, and *incr_R2* is asserted while the controller is in state *S_1*. Notice that *R2* is incremented in the next cycle after *incr_R2* is asserted. No output is asserted in state *S_3*. The counting sequence continues in [Fig. 8.24\(b\)](#) until *Zero* is asserted, with *E* holding the last 1 of the data word. The next clock produces count=8, and *state* returns to *S_idle*. (Additional testing is addressed in the problems at the end of the chapter.)

¹² In actual hardware, the values will be 0 or 1. Without a known applied value for the inputs, the next state and outputs will be undetermined, even after the reset signal has been applied.





FIGURE 8.24

Simulation waveforms for count-of-ones circuit

[Description](#)



Description

8.11 RACE-FREE DESIGN (SOFTWARE RACE CONDITIONS)

Once a circuit has been synthesized, either manually or with tools, it is necessary to verify that the simulation results produced by the HDL behavioral model match those of the netlist of the gates of the physical circuit. It is important to resolve any mismatch, because the behavioral model was presumed to be correct.

There are various potential sources of mismatch between the results of a simulation, but we will consider one that typically happens in HDL-based design methodology.

Verilog

Three realities contribute to the potential problem: (1) a physical feedback path exists between a datapath unit and a control unit whose inputs include status signals fed back from the datapath unit; (2) blocking procedural assignments execute immediately, and behavioral models simulate with 0 propagation delays, effectively creating immediate changes in the outputs of combinational logic when its inputs change (i.e., changes in the inputs and the outputs are scheduled in the same time step of the simulation); and (3) the order in which a simulator executes multiple blocking assignments to the same variable at a given time step of the simulation is indeterminate (i.e., unpredictable).

Now consider a sequential machine with an HDL model in which all assignments are made with the blocking assignment operator. At a clock pulse, the register operations in the datapath, the state transitions in the controller, the updates of the next state and output logic of the controller, and the updates to the status signals in the datapath are all scheduled to occur at the same time step of the simulation. Which executes first? Suppose that when a clock pulse occurs, the state of the controller changes

before the register operations execute. The change in the state could change the outputs of the control unit. The new values of the outputs would be used by the datapath when it finally executes its assignments at that same clock pulse. The result might not be the same as it would have been if the datapath had executed its assignments before the control unit updated its state and outputs. Conversely, suppose that when the clock pulse occurs, the datapath unit executes its operations and updates its status signals first. The updated status signals could cause a change in the value of the next state of the controller, which would be used to update the state. The result could differ from that which would result if the state had been updated before the edge-sensitive operations in the datapath executed. In either case, the timing of register transfer operations and state transitions in the different representations of the system might not match. *Failing to detect a mismatch can have disastrous consequences for the user of the design. Finding the source of the mismatch can be very time-consuming and costly. It is better to avoid the mismatch by following a strict discipline in your design.* Fortunately, there is a solution to this dilemma.

A designer can eliminate the *software race conditions* just described by observing the rule of modeling combinational logic with blocking assignments and modeling state transitions and edge-sensitive register operations with nonblocking assignments. A software race cannot happen if nonblocking operators are used as shown in all of the examples in this text, because the sampling mechanism of the nonblocking operator breaks the feedback path between a state transition or edge-sensitive datapath operation and the combinational logic that forms the next state or inputs to the registers in the datapath unit. The mechanism does this because simulators evaluate the expressions on the right-hand side of their nonblocking assignment statements before any blocking assignments are made. Thus, the nonblocking assignments cannot be affected by the results of the blocking assignments. This matches the hardware reality. Always use the blocking operator to model combinational logic, and use the nonblocking operator to model edge-sensitive register operations and state transitions.

It also might appear that the physical structure of a datapath and the controller together create a physical (i.e., hardware), race condition, because the status signals are fed back to the controller and the outputs of the controller are fed forward to the datapath. However, timing analysis

can verify that a change in the output of the controller will not propagate through the datapath logic and then through the input logic of the controller in time to have an effect on the output of the controller until the next clock pulse. The state cannot update until the next edge of the clock, even though the status signals update the value of the next state. The flip-flops of the state register cut the feedback path between clock cycles. In practice, timing analysis verifies that the circuit will operate at the specified clock frequency, or it identifies signal paths whose propagation delays are problematic. Remember, the design must implement the correct logic and operate at the speed prescribed by the clock.

VHDL

Race conditions are a concern in HDL design because they can create a mismatch between the behavior that is evident in a simulation and the behavior that is produced by the physical hardware. The mismatch can suggest that the results of simulation can be misleading. The mismatch might go undetected too, depending on the completeness of the testbench. The structure of a controller-datapath system admits the possibility of a mismatch because there is a feedback path between the units. The datapath and the controller are synchronized by a common clock. At the stroke of the clock, the datapath reads the inputs from the controller and takes action to execute register operations. At the same time, the outputs of the controller are changing to the value prescribed by the computed value of the next state. If the new values arrive at the datapath too soon they might corrupt the signals read by the datapath. Likewise, if changes in the datapath cause status signals to change before the control signals have been read, the datapath unit might be misdirected. Either way, the HDL model looks like it is behaving correctly, but the hardware behaves differently. The designer must abide by a coding discipline that precludes race conditions. That discipline requires that (1) assignments to all registers in the control unit, that is, the state register, and those in the datapath unit be made using the signal assignment operator, and (2) combinational logic functions for the next state in the control unit and for the status signals in a datapath be formed using a level-sensitive process and variable assignments. These rules provide assurance that the sampling mechanism of signal assignments in a process eliminates the possibility of signals being affected by assignments to variables, and prevents register operations in the control unit from affecting register operations in the

datapath unit, and vice versa.

8.12 LATCH-FREE DESIGN (WHY WASTE SILICON?)

Verilog

Continuous assignments model combinational logic implicitly. A feedback-free continuous assignment will synthesize to combinational logic, and the input–output relationship of the logic is automatically sensitive to all of the signals referenced by the assignment statement. In simulation, the simulator monitors the right-hand sides of all continuous assignments, detects a change in any of the referenced variables, and updates the left-hand side of an affected assignment statement. Unlike a continuous assignment, a cyclic behavior is sensitive to only those signals that are in its sensitivity list. If a level-sensitive cyclic behavior is used to describe combinational logic, it is essential that the sensitivity list include every variable that is referenced on the right-hand side of an assignment statement in the behavior. If the list is incomplete, the logic described by the behavior will be synthesized with latches at the outputs of the logic. This implementation wastes silicon area and may have a mismatch between the simulation of the behavioral model and the synthesized circuit. These difficulties can be avoided by ensuring that the sensitivity list is complete, but, in large circuits, it is easy to fail to include every referenced variable in the sensitivity list of a level-sensitive cyclic behavior. Consequently, Verilog 2001 included a new operator to reduce the risk of accidentally synthesizing latches.

In Verilog 2001, the tokens `@` and `*` can be combined as `@*` or `@(*)` and are used without a sensitivity list to indicate that execution of the associated statement is sensitive to every variable that is referenced on the right-hand side of an assignment statement in the logic. In effect, the operator `@*` indicates that the logic is to be interpreted and synthesized as level-sensitive combinational logic; the logic has an implicit sensitivity list composed of all of the variables that are referenced by the procedural assignments. Using the `@*` operator will prevent accidental synthesis of latches.

HDL Example 8.9 Verilog

The following level-sensitive cyclic behavior will synthesize a two-channel multiplexer:

```
module mux_2_V2001 (output reg [31: 0] y, input [31: 0] a, b,  
  always @*  
  y = sel ? a: b;  
endmodule
```

The cyclic behavior has an implicit sensitivity list consisting of *a*, *b*, and *sel*.

VHDL

Concurrent signal assignments model combinational logic implicitly. A feedback-free assignment will synthesize to combinational logic, and the input–output relationship of the logic is automatically sensitive to all of the signals referenced by the assignment statement. In simulation, the simulator monitors the right-hand sides of all signal assignments, detects a change in any of the referenced signal, and updates the left-hand side of an affected assignment statement.

Unlike a concurrent signal assignment, a process is sensitive to only those signals that are in its sensitivity list. If a level-sensitive process is used to describe combinational logic, it is essential that the sensitivity list include every signal that is referenced on the right-hand side of a statement in the process. If the list is incomplete, the logic described by the process will be synthesized with latches at the outputs of the logic. This implementation wastes silicon area and may have a mismatch between the simulation of the behavioral model and the synthesized circuit. These difficulties can be avoided by ensuring that the sensitivity list is complete.

8.13 SYSTEMVERILOG—AN INTRODUCTION

Verilog is more robust than is apparent from the examples we have presented. Multidimensional arrays, variable part selects, array, bit, and part selects, signed reg, net, and port declarations, and local parameters are some of the Verilog constructs that we have not discussed. Our presentation has selectively introduced mainline features of the language—enough to support meaningful examples and problems, and introduce modeling with HDLs. Verilog has not been a static language. In fact, the advance of design methodology and the needs of industry have led to the development and standardization of the third language that we will consider: SystemVerilog.¹³ Its features address recognized shortfalls of Verilog-2005 and extend its use beyond hardware description, addressing the need to more robustly and efficiently describe, verify, and synthesize hardware systems. However, all the features of Verilog-2005 are incorporated in SystemVerilog, so it actually subsumes Verilog-2005. Models that compile under Verilog-2005 rules will compile with SystemVerilog compilers. So our treatment of SystemVerilog builds on our treatment of Verilog.

¹³ SystemVerilog 1800–2012 IEEE Standard for SystemVerilog—Unified hardware Design, Specification, and Verification Language

We will introduce a limited, bare-bones, set of SystemVerilog features, focusing on those which have direct application to the examples and end-of-chapter problems at the level of an *introduction* to digital design. The remaining constructs are left to the reader’s pursuit of continuing education [15].

New Data types

The discussion in [Chapter 4](#) noted that here are two predefined groups of data types in Verilog-2005 and earlier versions of the language: nets and variables. Objects of both groups take values in a predefined logic system

whose value set consists of four values: { 0, 1, x, z }. Nets express structural connectivity. They may be the input or the output of a module, and may be assigned value by a primitive, and a continuous assignment statement, thereby implementing implicit combinational logic. Variables are storage containers whose value is assigned by a procedural statement. They may be the output of a module, but may not be an input. Identifiers that are not explicitly typed have a default type, usually a **wire**.

A variable having type **reg** has no automatic association with a hardware register, and does not necessarily synthesize to such, but because its name suggests that it does, the need to clarify the typing of variables became apparent to the user community. In fact, a synthesis tool may implement a **reg** variable with combinational logic or with sequential logic, depending on its context in the source code. This ambiguity led to SystemVerilog providing a new type and keyword: **logic**. It differs from a **reg** mainly in name only, and its value is expressed in the same 4-valued data type logic as other Verilog variables. It may be a single bit or a vector, and each element of a vector has a value taken from the 4-value set of allowed values. A difference between a **reg** variable and a **logic** variable is that the latter may be assigned value by a continuous statement; a **reg** may not. If a signal is assigned value by multiple drivers it must be declared as a **wire** or a **tri**.¹⁴ In fact, **logic** and **reg** are interchangeable, but in a SystemVerilog model the former name doesn't suggest how a synthesis tool will implement a variable in hardware. A **reg** variable may be assigned value only by a procedural statement; a **logic** variable is not so restricted. It can be the output of a gate (primitive) or be assigned value by a single continuous assignment, as well as a procedural statement. Consequently, the type **logic** can replace the type **wire** in a SystemVerilog model. This might not be attractive in structural modeling because it does not convey the semantics of connectivity, but it circumvents the restriction that a **wire** may not be assigned value by a procedural statement. Type **logic** does have one restriction: in a circuit having multiple drivers attached to the same net, the type cannot be **logic**—it must be **tri**. A **tri** net accommodates multiple drivers and has built-in resolution of multiple drivers. An identifier that is declared to have data type **logic** or **bit** but is not explicitly declared to be a net or a variable, is implicitly a variable, and its use must conform to the rules for nets. For example, the declaration **logic [15:0] Ibus** infers a 4-state data type variable, implying that Ibus may be assigned value by a procedural statement.

[14](#) A synthesis tool will flag an error when it detects that a **logic** variable has multiple drivers.

SystemVerilog also defines a two-state data type called **bit**.[15](#) Its set of possible values is limited to only 0 and 1. It is used where software tools have no need for additional logic values (i.e., x and z), such as formal verification tools. Scalar and vector variables having type **bit** are declared in the same way as variables having type **reg** or **logic**. *Be aware that variables of type **bit** are initialized to a value of 0 in simulation.* Synthesis tools do not abide by that default assignment. Variables of type **bit** or **logic** differ only in their having different sets of logic values. Whether a variable of either type is synthesized as the output of combinational or sequential logic is inferred by a synthesis tool and depends on the context of the assignment.

[15](#) SystemVerilog also adds **byte**, **shortint**, **int**, and **longint** two-bit data types for use in abstract models, and special types: **void** and **shortreal**.

SystemVerilog relaxes restrictions on where a variable may be assigned value. Any variable may be assigned value (1) by a single continuous assignment statement, (2) as the output of a primitive, an output port of a module, an inout port of a module, (3) any number of **initial** or **always**[16](#) procedural blocks, and (4) by a single **always_comb**, **always_ff**, or **always_latch** procedural block.[17](#) These contexts are sufficient for a synthesis tool to infer whether the logic is combinational or sequential. For example, a variable having type **logic** will be inferred to be a net if the variable is a module **input** or **inout** port.

[16](#) Multiple assignments to the same variable are ill-advised, because the order in which simultaneous assignments are made is not deterministic, with consequences for the outcome of simulation.

[17](#) **always_comb**, **always_ff**, and **always_latch** are specific to SystemVerilog, have no counterpart in Verilog, SystemVerilog tool environment.

A common mistake made by novices in Verilog is to declare a **reg** typed variable to be an input port. That mistake is precluded if type **logic** is used at input and output ports. The restricted possibilities for assigning value to variables in Verilog require the designer to know in advance the context in which a variable will be assigned value. The relaxed rules in

SystemVerilog don't require such a priori decision, and provide more flexibility.[18](#) In general, it is advisable to avoid using type **bit**, except, for example, as a counter in a **for** loop, or a signal generated in a testbench and to use logic almost everywhere [18]. This guidance avoids mismatches between simulation and synthesis results having their origin in the fact that variables of type **bit** are initialized to 0 in simulation, but not necessarily so in synthesis.

[18](#) There are some restrictions, (e.g., regarding resolution of multiple drivers of a variable) but they are not within the scope of this text.

HDL Example 8.10

The 64-bit comparator described below uses SystemVerilog's new data types.

```
module Comparator_64_bit (  
    output logic a_lt_b, a_eq_b, a_gt_b,  
    input logic [63:0] a, b);  
  
always @ (a, b) begin  
    a_lt_b = (a < b);  
    a_eq_b = (a == b);  
    a_gt_b = (a > b);  
end  
endmodule
```

SystemVerilog correctly infers whether a signal is a net (i.e., establishes connectivity) or a variable (i.e., retains an assigned value). A signal declared to have type **logic** will be inferred to be a net or a variable automatically, depending on whether it is a module input or output, and whether it is assigned value by a primitive, a continuous assignment, or a procedural statement. An error will be detected, for example, if a signal has type **logic**, is assigned value by a procedural statement, and is connected to an input port of a module. A signal which has type **logic** and which is assigned value by a continuous assignment will be inferred to be a net, and can be connected to an output port of a module, the output of a primitive, or it can appear in an expression.

User-Defined Data Types

Verilog does not have user-defined data types. SystemVerilog addresses that limitation by defining (1) a new keyword, **typedef**, to declare user-defined data types, and (2) a new keyword, **enum**, to define enumerated data types. The **typedef** keyword may be used locally, within a module, or in a *compilation unit* (see below).

HDL Example 8.11 (User-Defined Data Type)

The code fragment below creates a type “double byte” having 16 bits. Variables having that type are then declared.

```
typedef [15:0] logic double_byte_t;           // User-define
double_byte_t dbyte_A, dbyte_B, dbyte_C;      // Variables of type
```

Practice Exercise 8.12

1. Write a SystemVerilog statement declaring variables *A*, *B*, and *C* to be of type *Num_type_t*, whose values are three-bit vectors having type **logic**.

Answer: Num_type_t **logic** [2:0] *A*, *B*, *C*;

It is advisable to use user-defined data types together with packages to ensure that declarations are consistent throughout a project [18]. Packages gather in a common, shared declaration space definitions of parameters, constants and user-defined types, among other items. The contents of a package can be referenced from any module in the design. This eliminates the need to have duplicate declarations.

HDL Example 8.14 (Packages)

```
package Processor_types;
    typedef logic [63:0] data_bus_t;
    typedef logic [15:0] instr_bus_t;
endpackage;
```

An explicit reference to an item in a package is made by citing the package name followed by ::.

```
module simple_Machine (  
    input Processor_types :: data_bus_t code_word,  
    output Processor_types :: instr_bus_t fpoint_instr);  
    .  
    .  
endmodule
```

Naming Convention

A SystemVerilog naming convention improves the readability and maintainability of the source code by adding the characters `_t` to complete the name of a user-defined data type.

Enumerated Types

A SystemVerilog enumerated data type associates a set of unique, named values with an abstract variable.[19](#) This improves the readability of code by assigning meaningful names to what would otherwise be identified as numerical quantities.

[19](#) Verilog achieves this effect by defining **parameter** constants and using **define** macros substitutions. While effective, the resulting code is less maintainable.

HDL Example 8.15 (Enumerated Data Type)

The following SystemVerilog enumerated type represents speeds that might be states of a simple control system.

```
enum {slow, medium, fast, stopped} speeds_t;
```

The names of an enumerated variable are represented, by default,[20](#) with a 32-bit, 2-state value having type **int**. The assigned values ascend from 0,

which is assigned to the first (left-most) name in the list, and increment by 1 toward the right-most name in the set. Alternatively, the user can assign values to the names to implement specific requirements, for example, a one-hot code for the states of a finite state machine.

[20](#) If a data type for the enumerated type names is not explicitly declared, the name values will default to type **int** [15].

HDL Example 8.16 (Enumerated Data Type)

The declaration below creates an enumerated type, *state*, which has three names and implements a one-hot code. Each value is a vector of three bits. If values are explicitly assigned to the valid names of an enumerated variable, they must match the size of the data type, which has a default size of 32 bits.

```
enum logic [2:0] {S_idle = 3'b001, S_1 = 3'b010, S_2 = 3'b100}
```

Some cautionary observations are important to note: Verilog allows a variable of any type to be assigned to a variable, and automatically converts the value to the data type of the variable to which it is being assigned. Enumerated types are restricted in their assignments. A variable of an enumerated type can be assigned to (1) a value from the list of variables with which it was declared (enumerated type list), (2) a variable from the list of variables with which it was declared, and (3) a value that has been cast to its type. An attempt to do otherwise will produce a SystemVerilog compiler syntax error [18], but would go undetected in a Verilog environment, leading to difficulty in debugging in a gate-level implementation.

Practice Exercise 8.13 (Enumerated type)

1. Write a SystemVerilog statement declaring an enumerated type named *state_type_t* and having one-hot state values for *s0*, *s1*, *s2*, and

s3.

Answer:

```
enum logic [3:0] {s0 = 4'b0001, s1 = 4'b0010, s2 = 4'b0100
```

Compilation Unit

An identifier in Verilog has a limited scope, that is, the module or named block in which it is declared. SystemVerilog aggregates into a *compilation unit* all source files that are compiled at the same time. This allows declarations to be made outside of a module, but makes the compiled objects visible to all modules in the compilation unit. The scope of a compilation unit may contain declarations of nets, variables, and constants, user-defined data types, tasks, and function, and declarations of time units and precision. Such declarations are referred to as *external declarations*. The scope of a compilation unit is not global; it extends to only those source files that have been compiled together at the same time.

Explicit Behavioral Intent

The Verilog keyword **always** declares a procedural block and may be associated with level or edge-sensitive behavior. Synthesis tools parse the code that follows the keyword to infer whether the outcome of synthesis is combinational logic, a latch, or a register. The keyword, **always**, does not convey the intent of the designer, and the code itself can inadvertently lead to undesired results. Merely omitting an identifier from the sensitivity list of a level-sensitive behavior will produce a latched circuit instead of a strictly combinational circuit. The result is undesirable because the behaviors of the physical circuit and the HDL model may not match. Verilog-2005 allows multiple **always** blocks to assign value to the same variable, introducing an element of randomness,[21](#) and confusion, in determining the outcome of simulation. The new variants of **always** blocks (see below) included in SystemVerilog permit only one **always** block to assign value to a variable.[22](#)

[21](#) Verilog-2005 permits statements in multiple behaviors assigning to the same variable, but does not specify the order in which such assignments

are to be made if they occur simultaneously. The results are implementation-dependent on the simulator. Therefore, avoid writing code in which a variable is assigned value in multiple behavioral statements.

[22](#) This restriction applies to assignments by **initial** procedural blocks too.

SystemVerilog provides three new keywords that explicitly convey the intent of the designer and ensure that the result of synthesis matches that intent. The **always_comb** keyword is not combined with a sensitivity list, but declares that the intended behavior is that of synthesizable combinational logic. A SystemVerilog simulator and a compatible synthesis tool will automatically form an implicit sensitivity list consisting of all of the identifiers that are referenced within the statement or block that follows the keyword **always_comb**, and all the identifiers that are referenced within any functions that are called by the procedural block. With **always_comb** there is no need to fret about accidentally omitting an identifier and thereby synthesizing unwanted latches, and hardware that fails to operate correctly. The new procedural block **always_comb** clearly indicates the designer's intent, making maintenance of the code easier, whether by other designers or by software tools. An **always_comb** procedural block is automatically triggered at simulation time zero, after **initial** and **always** blocks have been launched. Consequently the combinational logic produced by **always_comb** produces outputs that are consistent with the values of the inputs to the logic when simulation begins. This matters especially with variables having type **bit**, because they are automatically initialized to logic 0.

The **always_ff** SystemVerilog keyword expresses the intent that the following procedural statement describe synthesizable sequential logic. The keyword must be accompanied by a sensitivity list, and every identifier in the list must have an edge qualifier (**posedge** or **negedge**). An identifier corresponding to synchronous control would not be included in the sensitivity list, but would be tested by the procedural statement. It is left to a synthesis tool to determine whether the procedural statement(s) infer sequential (i.e., registered) logic.

The **always_latch** keyword expresses the intent that the accompanying procedural statement(s) actually models latched behavior. The code structure that corresponds to latched behavior must have at least one path through the logic such that at least one variable is *not* assigned value. The **always_latch** procedural block would have the same sensitivity list as the

always_comb block, but would not have the same internal assignments to variables. For example, the code in an **always_latch** block might have an **if** statement without a matching **else** statement. A synthesis tool would determine whether the procedural statements actually infer a latch. An **always_latch** procedural block executes automatically at simulation time=0, thereby ensuring that the outputs of latched logic are consistent with the input values when simulation begins [15].

Important guidance: The benefit of using SystemVerilog's new procedural blocks is so great that it is recommended by industry experts that the new blocks be used exclusively in RTL code.

Practice Exercise 8.14

1. Write an **always_comb** statement to implement combinational logic described by the Boolean equation $y = (A \& B) | (C \& D)$;

Answer:

```
always_comb    y = (A & B) | (C & D);
```

Bottom-Testing Loop

The **while** conditional loop in Verilog is known as a top-testing loop. The statements in the loop do not execute if the condition governing execution is false. SystemVerilog has a **do . . . while** which executes the loop statements *before* testing whether to reexecute the loop, that is, the test is made at the bottom of the list of statements within the loop. This guarantees that the loop statements execute at least once. The code is considered to be more efficient and intuitive.

HDL Example 8.17 (do . . . while loop)

A procedural block is to monitor eight-bit addresses and assert a flag if an address is invalid [15]. The **do . . . while** loop is used because it allows the flags to be initialized before checking the status of an address. The code checks whether an address is within a specified range for validity, and, if so, reads memory at the indicated address. Reading is bypassed if the address is invalid, that is, out of range, because the code checks whether the address is valid first. The loop is executed as long as the address is valid. At each iterant, the address is decremented.

```
always_comb begin
  do begin
    done = 0;
    Error_Out_of_Range = 0;      // Initialize flag
    mem_out = mem[address];
        if (address < 128 | ADDRESS > 255) begin // I
          Error_Out_of_Range = 1;
          mem_out = mem[128]
        end
        else if (address == 128) done = 1;
    address = address -1;
  end
  while (address >= 128 && address <= 255) ;
end
```

Operators

C-like operators that combine increment/decrement operations with assignment are new in SystemVerilog, and were presented in [Table 4.11b](#) in [Chapter 4](#).

(case . . . inside)

[Section 4.13.4](#) noted that **casex** and **casez** should not be used in RTL code that is intended to be synthesized, the root problem being that these constructs treat don't cares in both the case expression and the case items, which leads to possible mismatches between results in simulation and in synthesis. SystemVerilog provides a new construct, **case . . . inside**, which eliminates the possibility of mismatch. This new construct treats don't cares in only the case items. All bits in the case expression are considered, and only those in the case items are masked, according to the presences of

x, z, or ?.

HDL Example 8.18

(case . . . inside)

In the code fragment below bit 4 is masked.

```
case (instruction) inside  
  8'b0000_?000: opc = instruction {4: 0};
```

PROBLEMS

(Answers to problems marked with * appear at the end of the book.)

1. 8.1 Explain in words and write HDL statements for the operations specified by the following register transfer notation:
 1. * $R2 \leftarrow R2+1, R1 \leftarrow R$
 2. $R3 \leftarrow R3-1$
 3. If $(S1=1)$ then $(R0 \leftarrow R1)$ else if $(S2=1)$ then $(R0 \leftarrow R2)$
2. 8.2 A logic circuit with active-low synchronous reset has two control inputs x and y . If x is 1 and y is 0, register R is incremented by 1 and control goes to a second state. If x is 0 and y is 1, register R is cleared to zero and control goes from the initial state to a third state. Otherwise, control stays in the initial state. Draw (1) a block diagram showing the controller, datapath unit (with internal registers), and signals, and (2) the portion of an ASMD chart starting from an initial state.
3. 8.3 Draw the ASMD charts for the following state transitions:
 1. If $x=1$, control goes from state $S1$ to state $S2$; if $x=0$, generate a conditional operation $R \leftarrow R+2$ and go from $S1$ to $S2$.
 2. If $x=1$, control goes from $S1$ to $S2$ and then to $S3$; if $x=0$, control goes from $S1$ to $S3$.
 3. Start from state $S1$; then if $xy=11$, go to $S2$; if $xy=01$ go to $S3$; and if $xy=10$, go to $S1$; otherwise, go to $S3$.
4. 8.4 Show the eight exit paths in an ASM block emanating from the decision boxes that check the eight possible binary values of three control variables x , y , and z .
5. 8.5 Explain how the ASM and ASMD charts differ from a conventional flowchart. Using [Fig. 8.5](#) as an illustration, show the

difference in interpretation. Explain the difference between an ASM chart and an ASMD chart. In your own words, discuss the use and merit of using an ASMD chart.

6. 8.6 Construct a block diagram and an ASMD chart for a digital system that counts the number of people in a room. The one door through which people enter the room has a photocell that changes a signal x from 1 to 0 while the light is interrupted. They leave the room from a second door with a similar photocell that changes a signal y from 1 to 0 while the light is interrupted. The datapath circuit consists of an up-down counter with a display that shows how many people are in the room.
7. 8.7 Draw a block diagram and an ASMD chart for a circuit with two eight-bit registers RA and RB that receive two unsigned binary numbers. The circuit performs the subtraction operation

$$RA \leftarrow RA - RB$$

Use the method for subtraction described in [Section 1.5](#), and set a borrow flip-flop to 1 if the answer is negative. Write and verify an HDL model of the circuit.

8. 8.8 Design a digital circuit with three 16-bit registers AR , BR , and CR that perform the following operations:
 1. Transfer two 16-bit signed numbers (in 2's-complement representation) to AR and BR .
 2. If the number in AR is negative, divide the number in AR by 2 and transfer the result to register CR .
 3. If the number in AR is positive but nonzero, multiply the number in BR by 2 and transfer the result to register CR .
 4. If the number in AR is zero, clear register CR to 0.
 5. Write and verify a behavioral model of the circuit.
9. 8.9 Design the controller whose state diagram is given by [Fig. 8.11\(a\)](#). Use one flip-flop per state (a one-hot assignment). Write, simulate,

verify, and compare RTL and structural models of the controller.

10. 8.10 The state diagram of a control unit is shown in [Fig. P8.10](#). It has four states and two inputs x and y . Draw the equivalent ASM chart. Write and verify an HDL model of the controller.




FIGURE P8.10

Control state diagram for [Problems 8.10](#) and [8.11](#)

[Description](#)

11. 8.11 Design the controller whose state diagram is shown in [Fig. P8.10](#). Use D flip-flops.
12. 8.12 Design the four-bit counter with synchronous clear specified in [Fig. 8.10](#). Repeat for asynchronous clear.
13. 8.13 Simulate *Design_Example_STR* (see [HDL Example 8.4](#)), and verify that its behavior matches that of the RTL description. Obtain state information by displaying $G0$ and $G1$ as a concatenated vector for the state.
14. 8.14 What, if any, are the consequences of the machine in *Design_Example_RTL* (see [HDL Example 8.2](#)) entering an unused state?

15. 8.15 *Simulate Design_Example_RTL* in [HDL Example 8.2](#), and verify that it recovers from an unexpected reset condition during its operation, that is, a “running reset” or a “reset on-the-fly.”
16. 8.16 Develop a block diagram and an ASMD chart for a digital circuit that multiplies two binary numbers by the repeated-addition method. For example, to multiply 5×4 , the digital system evaluates the product by adding the multiplicand four times: $5+5+5+5=20$. Design the circuit. Let the multiplicand be in register *BR*, the multiplier in register *AR*, and the product in register *PR*. An adder circuit adds the contents of *BR* to *PR*. A zero-detection signal indicates whether *AR* is 0. Write and verify a HDL behavioral model of the circuit.
17. 8.17 Prove that the multiplication of two n -bit numbers gives a product of length less than or equal to $2n$ bits.
18. 8.18 In [Fig. 8.14](#), the *Q* register holds the multiplier and the *B* register holds the multiplicand. Assume that each number consists of 16 bits.
 1. How many bits can be expected in the product, and where is it available?
 2. How many bits are in the *P* counter, and what is the binary number loaded into it initially?
 3. Design the circuit that checks for zero in the *P* counter.
19. 8.19 List the contents of registers *C*, *A*, *Q*, and *P* in a manner similar to [Table 8.5](#) during the process of multiplying the two numbers 11011 (multiplicand) and 10111 (multiplier).
20. 8.20 Determine the time it takes to process the multiplication operation in the binary multiplier described in [Section 8.8](#). Assume that the *Q* register has n bits and the clock cycle is t ns.
21. 8.21 Design the control circuit of the binary multiplier specified by the state diagram of [Fig. 8.16](#), using multiplexers, a decoder, and a register.
22. 8.22 [Figure P8.22](#) shows an alternative ASMD chart for a sequential

binary multiplier. Write and verify an RTL model of the system. Compare this design with that described by the ASMD chart in [Fig. 8.15\(b\)](#).




FIGURE P8.22

ASMD chart for [Problem 8.22](#)

[Description](#)

23. 8.23 [Figure P8.23](#) shows an alternative ASMD chart for a sequential binary multiplier. Write and verify an RTL model of the system. Compare this design with that described by the ASMD chart in [Fig. 8.15\(b\)](#).




FIGURE P8.23

ASMD chart for [Problem 8.23](#)

s

[Description](#)

24. 8.24 The HDL description of a sequential binary multiplier given in [HDL Example 8.5](#) encapsulates the descriptions of the controller and the datapath in a single HDL module. Write and verify a model that encapsulates the controller and datapath in separate modules.
25. 8.25 The sequential binary multiplier described by the ASMD chart in [Fig. 8.15](#) does not consider whether the multiplicand or the shifted multiplier is 0. Therefore, it executes for a fixed number of clock cycles, independently of the data.
 1. Develop an ASMD chart for a more efficient multiplier that will terminate execution as soon as either word is found to be zero.
 2. Write an HDL description of the circuit. The controller and datapath are to be encapsulated in separate design units.
 3. Write a test plan and a testbench, and verify the circuit.
26. 8.26 Modify the ASMD chart of the sequential binary multiplier shown in [Fig. 8.15](#) to add and shift in the same clock cycle. Write and verify an RTL description of the system.
27. 8.27 The second testbench given in [HDL Example 8.6](#) generates a product for all possible values of the multiplicand and multiplier. Verifying that each result is correct would not be practical, so modify the testbench to include a statement that forms the expected product. Write additional statements to compare the result produced by the RTL description with the expected result. Your simulation is to produce an error signal indicating the result of the comparison. Repeat for the structural model of the multiplier.
28. 8.28 Write the HDL structural description of the multiplier designed

in [Section 8.8](#). Use the block diagram of [Fig. 8.14\(a\)](#) and the control circuit of [Fig. 8.18](#). Simulate the design and verify its functionality by using the testbench of [HDL Example 8.6](#).

29. 8.29 An incomplete ASMD chart for a finite state machine is shown in [Fig. P8.29](#). The register operations are not specified, because we are interested only in designing the control logic.




FIGURE P8.29

ASMD chart for [Problem 8.29](#)

[Description](#)

1. Draw the equivalent state diagram.
 2. Design the control unit with one flip-flop per state.
 3. List the state table for the control unit.
 4. Design the control unit with three *D* flip-flops, a decoder, and gates.
 5. Derive a table showing the multiplexer input conditions for the control unit.
 6. Design the control unit with three multiplexers, a register with three flip-flops, and a 3×8 decoder.
 7. Using the results of (f), write and verify a structural model of the controller.
 8. Write and verify an RTL description of the controller.
30. 8.30 What is the value of *E* in each HDL block, assuming that RA=1?

Verilog (block and nonblocking operators)

1. `RA = RA - 1;`
`if (RA == 0) E = 1;`
`else E = 0;`
2. `RA <= RA - 1;`
`if (RA == 0) E <= 1;`
`else E <= 0;`

VHDL (Variable and signal assignments)

```
1. RA := RA - 1;

   if (RA == 0) then E := 1;

   else E := 0;
```

```
1. RA <= RA - 1;

   if (RA == 0) then E <= 1;

   else E <= 0;
```

31. 8.31 Using Verilog operators listed in [Table 8.2](#), assume that $A=4'b0110$, $B=4'b0010$, and $C=4'b0000$ and evaluate the result of the following operations:

$A * B$; $A + B$; $A - B$; $\sim C$; $A \& B$; $A \ B$; $A \wedge B$; $\& A$; $\sim C$; $A \ B$; $A \& \& C$; A ; $A < B$; $A > B$; $A! = B$;

32. 8.32 Consider the following always block:

```
always @ (posedge CLK)
  if (S1) then R1 <= R1 + R2;
  else if (S2) R1 <= R1 + 1;
  else R1 <= R1;
```

Using a four-bit counter with parallel load for $R1$ (as in [Fig. 6.15](#)) and a four-bit adder, draw a block diagram showing the connections of components and control signals for a possible synthesis of the block.

33. 8.33 The multilevel **case** statement is often translated by a logic synthesizer into hardware multiplexers. How would you translate the following **case** block into hardware (assume registers of eight bits each)?

```
case (state)
  S0: R4 = R0;
  S1: R4 = R1;
  S2: R4 = R2;
  S3: R4 = R3;
endcase
```

34. 8.34 The design of a circuit that counts the number of ones in a register is carried out in [Section 8.10](#). The block diagram for the circuit is shown in [Fig. 8.22\(a\)](#), a complete ASMD chart for the circuit appears in [Fig. 8.22\(c\)](#), and structural HDL models of the datapath and controller are given in [HDL Example 8.8](#). Using the operations and signal names indicated on the ASMD chart,
1. Write *Datapath_BEH*, an RTL description of the datapath unit of the ones counter. Write a test plan specifying the functionality that will be tested, and write a testbench to implement the plan. Execute the test plan to verify the functionality of the datapath unit, and produce annotated simulation results relating the test plan to the waveforms produced in a simulation.
 2. Write *Controller_BEH*, an RTL description of the control unit of the ones counter. Write a test plan specifying the functionality that will be tested, and write a testbench to implement the plan. Execute the test plan to verify the functionality of the control unit, and produce annotated simulation results relating the test plan to the waveforms produced in a simulation.
 3. Write *Count_Ones_BEH_BEH*, a top-level module encapsulating and integrating *Controller_BEH* and *Datapath_BEH*. Write a test plan and a testbench, and verify the description. Produce annotated simulation results relating the test plan to the waveforms produced in a simulation.
 4. Write *Controller_BEH_1Hot*, an RTL description of a one-hot controller implementing the ASMD chart of [Fig. 8.22\(c\)](#). Write a test plan specifying the functionality that will be tested, and write a testbench to implement the plan. Execute the test plan and produce annotated simulation results relating the test plan to the waveforms produced in a simulation.
 5. Write *Count_Ones_BEH_1_Hot*, a top-level module encapsulating the module *Controller_BEH_1_Hot* and *Datapath_BEH*. Write a test plan and a testbench, and verify the description. Produce annotated simulation results relating the test plan to the waveforms produced in a simulation.
35. 8.35 The HDL description and testbench for a circuit that counts the

number of ones in a register are given in [HDL Example 8.8](#). Modify the testbench and simulate the circuit to verify that the system operates correctly for the following patterns of data: 8'hff, 8'h0f, 8'hf0, 8'h00, 8'haa, 8'h0a, 8'ha0, 8'h55, 8'h05, 8'h50, 8'ha5, and 8'h5a.

36. 8.36 The design of a circuit that counts the number of ones in a register is carried out in [Section 8.10](#). The block diagram for the circuit is shown in [Fig. 8.22\(a\)](#), a complete ASMD chart for this circuit appears in [Fig. 8.22\(c\)](#), and structural HDL models of the datapath and controller are given in [HDL Example 8.8](#). Using the operations and signal names indicated on the ASMD chart,
 1. Design the control logic, employing one flip-flop per state (a one-hot assignment). List the input equations for the four flip-flops.
 2. Write *Controller_Gates_1_Hot*, a gate-level HDL structural description of the circuit, using the control designed in part (a) and the signals shown in the block diagram of [Fig. 8.22\(a\)](#).
 3. Write a test plan and a testbench, and then verify the controller.
 4. Write *Count_Ones_Gates_1_Hot_STR*, a top-level module encapsulating and integrating instantiations of *Controller_Gates_1_Hot* and *Datapath_STR*. Write a test plan and a testbench to verify the description. Produce annotated simulation results relating the test plan to the waveforms produced in a simulation.
37. 8.37 Compared with the circuit presented in [HDL Example 8.8](#), a more efficient circuit that counts the number of ones in a data word is described by the block diagram and the partially completed ASMD chart in [Fig. P8.37](#). This circuit accomplishes addition and shifting in the same clock cycle and adds the LSB of the data register to the counter register at every clock cycle.




FIGURE P8.37

(a) Alternative circuit for a ones counter

(b) ASMD Chart for [Problem 8.37](#)

Description

1. Complete the ASMD chart.
2. Using the ASMD chart, write an RTL description of the circuit. A top-level design unit, *Count_of_ones_2_Beh* is to instantiate separate modules for the datapath and control units.
3. Design the control logic, using one flip-flop per state (a one-hot assignment). List the input equations for the flip-flops.
4. Write the HDL structural description of the circuit, using the controller designed in part (c) and the block diagram of [Fig. P8.37\(a\)](#).

5. Write a testbench to test the circuit. Simulate the circuit to verify the operation described in both the RTL and the structural programs.
38. 8.38 The addition of two signed binary numbers in the signed-magnitude representation follows the rules of ordinary arithmetic: If the two numbers have the same sign (both positive or both negative), the two magnitudes are added and the sum has the common sign; if the two numbers have opposite signs, the smaller magnitude is subtracted from the larger and the result has the sign of the larger magnitude. Write an HDL behavioral description for adding two 8-bit signed numbers in signed-magnitude representation and verify. The leftmost bit of the number holds the sign and the other seven bits hold the magnitude.
39. 8.39 For the circuit designed in [Problem 8.16](#),
1. Write and verify a structural HDL description of the circuit. The datapath and controller are to be described in separate units.
 2. Write and verify an RTL description of the circuit. The datapath and controller are to be described in separate units.
40. 8.40 Modify the block diagram of the sequential multiplier given in [Fig. 8.14\(a\)](#) and the ASMD chart in [Fig. 8.15\(b\)](#) to describe a system that multiplies 32-bit words, but with 8-bit (byte-wide) external datapaths. The machine is to assert *Ready* in the (initial) reset state. When *Start* is asserted, the machine is to fetch the data bytes from a single 8-bit data bus in consecutive clock cycles (multiplicand bytes first, followed by multiplier bytes, least significant byte first) and store the data in datapath registers. *Got_Data* is to be asserted for one cycle of the clock when the transfer is complete. When *Run* is asserted, the product is to be formed sequentially. *Done_Product* is to be asserted for one clock cycle when the multiplication is complete. When a signal *Send_Data* is asserted, each byte of the product is to be placed on an 8-bit output bus for one clock cycle, in sequence, beginning with the least significant byte. The machine is to return to the initial state after the product has been transmitted. Consider safeguards, such as not attempting to send or receive data while the product is being formed. Consider also other features that might eliminate needless multiplication by 0. For example, do not continue

to multiply if the shifted multiplier is empty of 1's.

41. 8.41 The block diagram and partially completed ASMD chart in [Fig. P8.41](#) describe the behavior of a two-stage pipeline that acts as a 2:1 decimator with a parallel input and output. Decimators are used in digital signal processors to move data from a datapath with a high clock rate to a datapath with a lower clock rate, converting data from a parallel format to a serial format in the process. In the datapath shown, entire words of data can be transferred into the pipeline at twice the rate at which the contents of the pipeline must be dumped into a holding register or consumed by some processor. The contents of the holding register *R0* can be shifted out serially, to accomplish an overall parallel-to-serial conversion of the data stream. The ASMD chart indicates that the machine has synchronous reset to *S_idle*, where it waits until *rst* is de-asserted and *En* is asserted. Note that synchronous transitions which would occur from the other states to *S_idle* under the action of *rst* are not shown. With *En* asserted, the machine transitions from *S_idle* to *S_1*, accompanied by concurrent register operations that load the MSByte of the pipe with *Data* and move the content of *P1* to the LSByte (*P0*). At the next clock, the state goes to *S_full*, and now the pipe is full. If *Ld* is asserted at the next clock, the machine moves to *S_1* while dumping the pipe into a holding register *R0*. If *Ld* is not asserted, the machine enters *S_wait* and remains there until *Ld* is asserted, at which time it dumps the pipe and returns to *S_1* or to *S_idle*, depending on whether *En* is asserted, too. The data rate at *R0* is one-half the rate at which data are supplied to the unit from an external datapath.




FIGURE P8.41

Two-stage pipeline register: Datapath unit and ASMD chart

Description

1. Develop the complete ASMD chart.
2. Using the ASMD chart developed in (a), write and verify an HDL model of the datapath.

3. Write and verify a HDL behavioral model of the control unit.
 4. Encapsulate the datapath and controller in a top-level design unit, and verify the integrated system.
42. 8.42 The count-of-ones circuit described in [Fig. 8.22](#) has a latency that is to be eliminated. It arises because the status signal E is formed as the output of a flip-flop into which the MSB of $R1$ is shifted. Develop a design that eliminates the latency.
 43. 8.43 Write a HDL model of a finite state machine that functions as a divide-by-four counter by asserting output y_out every fourth pulse of the clock signal (clk). The machine is to have active-low asynchronous reset signal rst_b .
 44. 8.44 Draw the logic diagram implied by the following SystemVerilog model:

```

module Prob_xyz_sv
  input  in_1, in_2, in3,
  output y_out
);
logic sig_1;

  always_ff (negedge clk) begin
    sig_1 <= in_1 & in_2;
    y_out <= sig_1 | in_3;
  end
endmodule

```

45. 8.45 Do the following (Verilog) statements produce different results?

```

always_ff @ (negedge clk) begin
  y1 <= x1 & x2;
  y2 <= x4 | x3;
end

always_ff @ (negedge clk) begin
  y2 <= x4 | x3;
  y1 <= x1 & x2;
end

```

46. 8.46 Do the following (Verilog) statements produce different results?

```

always_ff @ (negedge clk) begin
  y1 = x1 & x2;
end

```

```

    y2 = x4 | x3;
end

always_ff @ (negedge clk) begin
    y2 = x4 | x3;
    y1 = x1 & x2;
end

y2 := x4 | x3;
y1 := x1 & x2;
end if;
end

```

47. 8.47 Find the error in the code for the following finite state machine:

```

module Clock_Divider (input logic clk, rst, output logic

    logic [1:0] state, next_state;
    parameter s0 = 2'b00,
               s1 = 2'b01,
               s2 = 2'b10;

// State transitions
always_ff @ (posedge clk, negedge rst)
    if (rst == 0) state <= s0; else state <= next_state;

// Next state logic

always_comb (state)
case (state)
    s0: next_state = s1;
    s1: next_state = s2;
    s2: next_state = s0;
endcase

// Output logic

assign y_out = (state == s2);
endmodule

```

48. 8.48 Find the error in the following model of a pseudo flip-flop:

```

module pseudo_flop (
    input logic clk, rst, set, data,
    output logic q
);
always_ff (posedge clk, negedge rst)
    if (!rst) q <= 0;
    else q <= data;

```

```

    always @ (set)
        if (set) q <= 1;
endmodule

```

49. 8.49 Explain why the following code does not describe a transparent latch, and explain how to repair the model:

```

module pseudo_latch (
    input  logic enable,
    input  logic data,
    output logic q
);
    always_latch @ (enable)
        if (enable) q <= data;
endmodule

```

50. 8.50 Draw the logic diagram of the circuit described by the following VHDL process:

```

process (clock) begin
    if clock'event and clock = '0' then begin
        VRA := VRA + VRB;      -- Variable assignment
        VRD := VRA;
        RA <= VRA + VRB;      -- Signal assignment
        RD <= VRA;
    end
end process;

```

51. 8.51 Using SystemVerilog constructs, write a statement declaring *state_type*, an enumerated type having values s0, s1, s2, s, s4. Declare state and next-state to have type *state_type*.

52. 8.52 Write a SystemVerilog procedural statement to describe the following combinational logic:

$y1 = A + B$; $y2 = A|B$;

53. 8.53 Write a SystemVerilog description of a 8-bit data register having synchronous load and asynchronous reset.

54. 8.54 Write a SystemVerilog description of an 8-bit data latch having active-high enable.

55. 8.55 Write a SystemVerilog description of a 3×8 decoder.

56. 8.56 Write a SystemVerilog description of a 4-bit priority decoder.

57. 8.57 Write a SystemVerilog description of a divide-by-five FSM having active-low asynchronous reset.
58. 8.58 Write a SystemVerilog declaration of a one-hot encoding of enumerated states s0, s1, s2, s3.

REFERENCES

- 1. Arnold, M. G. 1999. *Verilog Digital Computer Design*. Upper Saddle River, NJ: Prentice Hall.
- 2. Bhasker, J. 1997. *A Verilog HDL Primer*. Allentown, PA: Star Galaxy Press.
- 3. Bhasker, J. 1998. *Verilog HDL Synthesis*. Allentown, PA: Star Galaxy Press.
- 4. Ciletti, M. D. 2003. *Modeling, Synthesis, and Rapid Prototyping with Verilog HDL*. Upper Saddle River, NJ: Prentice Hall.
- 5. Ciletti, M. D. 2010. *Advanced Digital Design with the Verilog HDL*. Upper Saddle River, NJ: Prentice Hall.
- 6. Clare, C. R. 1971. *Designing Logic Systems Using State Machines*. New York: McGraw-Hill.
- 7. Hayes, J. P. 1993. *Introduction to Digital Logic Design*. Reading, MA: Addison-Wesley.
- 8. *IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language* (IEEE Std 1364-2005). 2005. New York: Institute of Electrical and Electronics Engineers.
- 9. Mano, M. M. 1993. *Computer System Architecture*, 3rd ed., Upper Saddle River, NJ: Prentice Hall.
- 10. Mano, M. M., and C. R. Kime. 2005. *Logic and Computer Design Fundamentals*, 3rd ed., Upper Saddle River, NJ: Prentice Hall.
- 11. Palnitkar, S. 2003. *Verilog HDL: A Guide to Digital Design and Synthesis*. Mountain View, CA: SunSoft Press (a Prentice Hall Title).
- 12. Smith, D. J. 1996. *HDL Chip Design*. Madison, AL: Doone Publications.

- 13. Thomas, D. E., and P. R. Moorby. 2002. *The Verilog Hardware Description Language*, 5th ed., Boston: Kluwer Academic Publishers.
- 14. Winkler, D., and F. Prosser. 1987. *The Art of Digital Design*, 2nd ed., Englewood Cliffs, NJ: Prentice-Hall.
- 15. Sutherland, S., S. Davidmann, and P. Flake, 2004. *SystemVerilog for Design: A Guide to Using SystemVerilog for Hardware Design*, Boston: Kluwer Academic Publishers.
- 16. Gajski, D. et al. “Essential Issues in Design,” in: Staunstrup, J. Wolf W. Eds., *Hardware Software Co-Design: Principles and Practices*. Boston, MA: Kluwer, 1997.
- 17. 1800-2012 IEEE Standard for SystemVerilog: Unified Hardware Design, Specification, and Verification Language, IEEE, Piscataway, New Jersey. Copyright 2013. ISBN 978—0-7381-8110-390 (PDF), 978—0-7381-8111-390 (print).
- 18. Sutherland, S., and D. Mills, “Synthesizing SystemVerilog—Busting the Myth that SystemVerilog is only for Verification,” (SNUG)[23](#) Conference, San Jose, CA, 2013.

[23](#)Synopsys Users Group.

WEB SEARCH TOPICS

- Algorithmic state machine
- Algorithmic state machine chart
- Asynchronous circuit
- Decimator
- Digital control unit
- Digital datapath unit
- Mealy machine
- Moore machine
- Race condition

Chapter 9 Laboratory Experiments with Standard ICs and FPGAs

9.1 INTRODUCTION TO EXPERIMENTS

This chapter presents 17 laboratory experiments in digital circuits and logic design. The experiments give the student using this book hands-on experience. The digital circuits can be constructed by using standard integrated circuits (ICs) mounted on breadboards that are easily assembled in the laboratory. The experiments are ordered according to the material presented in the book. The last section consists of a number of supplements with suggestions for using a hardware description language (HDL) to simulate and verify the functionality of the digital circuits presented in the experiments. If an FPGA prototyping board is available, the experiments can be implemented in an FPGA as an alternative to standard ICs.

A logic breadboard suitable for performing the experiments must have the following equipment:

1. Light-emitting diode (LED) indicator lamps.
2. Toggle switches to provide logic-1 and logic-0 signals.
3. Pulsers with push buttons and debounce circuits to generate single pulses.
4. A clock-pulse generator with at least two frequencies: a low frequency of about 1 pulse per second to observe slow changes in digital signals and a higher frequency for observing waveforms in an oscilloscope.

5. A power supply of 5 V.
6. Socket strips for mounting the ICs.
7. Solid hookup wires and a pair of wire strippers for cutting the wires.

Digital logic trainers that include the required equipment are available from several manufacturers. A digital logic trainer contains LED lamps, toggle switches, pulsers, a variable clock, a power supply, and IC socket strips. Some experiments may require additional switches, lamps, or IC socket strips. Extended breadboards with more solderless sockets and plug-in switches and lamps may be needed.

Additional equipment required: a dual-trace oscilloscope (for Experiments 1, 2, 8, and 15), a logic probe to be used for debugging, and a number of ICs. The ICs required for the experiments are of the TTL or CMOS series 7400.

The integrated circuits to be used in the experiments can be classified as small-scale integration (SSI) or medium-scale integration (MSI) circuits. SSI circuits contain individual gates or flip-flops, and MSI circuits perform specific digital functions. The eight SSI gate ICs needed for the experiments—two-input NAND, NOR, AND, OR, and XOR gates, inverters, and three-input and four-input NAND gates—are shown in [Fig. 9.1](#). The pin assignments for the gates are indicated in the diagram. The pins are numbered from 1 to 14. Pin number 14 is marked VCC, and pin number 7 is marked GND (ground). These are the supply terminals, which must be connected to a power supply of 5 V for proper operation of the circuit. Each IC is recognized by its identification number; for example, the two-input NAND gates are found inside the IC whose number is 7400.











FIGURE 9.1

Digital gates in IC packages with identification numbers and pin assignments


Description

Detailed descriptions of the MSI circuits can be found in data books published by the manufacturers. The best way to acquire experience with a commercial MSI circuit is to study its description in a data book that provides complete information on the internal, external, and electrical characteristics of integrated circuits. Various semiconductor companies publish data books for the 7400 series. The MSI circuits that are needed for the experiments are introduced and explained when they are used for the first time. The operation of the circuit is explained by referring to similar circuits in previous chapters. The information given in this chapter about the MSI circuits should be sufficient for performing the experiments adequately. Nevertheless, reference to a data book will always be preferable, as it gives more detailed description of the circuits.


We will now demonstrate the method of presentation of MSI circuits adopted here. To illustrate, we introduce the ripple counter IC, type 7493. This IC is used in Experiment 1 and in subsequent experiments to generate a sequence of binary numbers for verifying the operation of combinational circuits.

The information about the 7493 IC that is found in a data book is shown in [Figs. 9.2\(a\)](#) and [\(b\)](#). Part (a) shows a diagram of the internal logic circuit and its connection to external pins. All inputs and outputs are given symbolic letters and assigned to pin numbers. Part (b) shows the physical layout of the IC, together with its 14-pin assignment to signal names. Some of the pins are not used by the circuit and are marked as *NC* (no connection). The IC is inserted into a socket, and wires are connected to the various pins through the socket terminals. When drawing schematic diagrams in this chapter, we will show the IC in block diagram form, as in [Fig. 9.2\(c\)](#). The IC number (here, 7493) is written inside the block. All input terminals are placed on the left of the block and all output terminals on the right. The letter symbols of the signals, such as *A*, *R1*, and *QA*, are


written inside the block, and the corresponding pin numbers, such as 14, 2, and 12, are written along the external lines. *VCC*, and *GND* are the power terminals connected to pins 5 and 10. The size of the block may vary to accommodate all input and output terminals. Inputs or outputs may sometimes be placed on the top or the bottom of the block for convenience.



(a) Internal circuit diagram



(b) Physical layout (NC: no connection)



(c) Schematic diagram

FIGURE 9.2

IC type 7493 ripple counter

Description

The operation of the circuit is similar to the ripple counter shown in [Fig. 6.8\(a\)](#) with an asynchronous clear to each flip-flop. When input *R1* or *R2* or both are equal to logic 0 (ground), all asynchronous clears are equal to 1 and are disabled. To clear all four flip-flops to 0, the output of the NAND gate must be equal to 0. This is accomplished by having both inputs *R1* and *R2* at logic 1 (about 5 V). Note that the *J* and *K* inputs show no connections. It is characteristic of TTL circuits that an input terminal with no external connections has the effect of producing a signal equivalent to logic 1. Note also that output *QA* is not connected to input *B* internally.

The 7493 IC can operate as a three-bit counter using input *B* and flip-flops *QB*, *QC*, and *QD*. It can operate as a four-bit counter using input *A* if output *QA* is connected to input *B*. Therefore, to operate the circuit as a four-bit counter, it is necessary to have an external connection between pin 12 and pin 1. The reset inputs, *R1* and *R2*, at pins 2 and 3, respectively, must be grounded. Pins 5 and 10 must be connected to a 5-V power supply. The input pulses must be applied to input *A* at pin 14, and the four flip-flop outputs of the counter are taken from *QA*, *QB*, *QC*, and *QD* at pins 12, 9, 8, and 11, respectively, with *QA* being the least significant bit.

[Figure 9.2\(c\)](#) demonstrates the way that all MSI circuits will be symbolized graphically in this chapter. Only a block diagram similar to the one shown in this figure will be given for each IC. The letter symbols for the inputs and outputs in the IC block diagram will be according to the symbols used in the data book. The operation of the circuit will be explained with reference to logic diagrams from previous chapters. The operation of the circuit will be specified by means of a truth table or a function table.

Other possible graphic symbols for the ICs are presented in [Chapter 10](#). These are standard graphic symbols approved by the Institute of Electrical and Electronics Engineers and are given in IEEE Standard 91-1984. The

standard graphic symbols for SSI gates have rectangular shapes, as shown in [Fig. 10.1](#). The standard graphic symbol for the 7493 IC is shown in [Fig. 10.13](#). This symbol can be substituted in place of the one shown in [Fig. 9.2\(c\)](#). The standard graphic symbols of the other ICs that are needed to run the experiments are presented in [Chapter 10](#). They can be used to draw schematic diagrams of the logic circuits if the standard symbols are preferred.

[Table 9.1](#) lists the ICs that are needed for the experiments, together with the numbers of the figures in which they are presented in this chapter. In addition, the table lists the numbers of the figures in [Chapter 10](#) in which the equivalent standard graphic symbols are drawn.

Table 9.1 *Integrated Circuits Required for the Experiments*

IC Number	Description	Graphic Symbol	
		In Chapter 9	In Chapter 10
	Various gates	Fig. 9.1	Fig. 10.1
7447	BCD-to-seven-segment decoder	Fig. 9.8	—
7474	Dual <i>D</i> -type flip-flops	Fig. 9.13	Fig. 10.9(b)
7476	Dual <i>JK</i> -type flip-flops	Fig. 9.12	Fig. 10.9(a)
7483	Four-bit binary adder	Fig. 9.10	Fig. 10.2

7493	Four-bit ripple counter	Fig. 9.2	Fig. 10.13
74151	8×1 multiplexer	Fig. 9.9	Fig. 10.7(a)
74155	3×8 decoder	Fig. 9.7	Fig. 10.6
74157	Quadruple 2×1 multiplexers	Fig. 9.17	Fig. 10.7(b)
74161	Four-bit synchronous counter	Fig. 9.15	Fig. 10.14
74189	16×4 random-access memory	Fig. 9.18	Fig. 10.15
74194	Bidirectional shift register	Fig. 9.19	Fig. 10.12
74195	Four-bit shift register	Fig. 9.16	Fig. 10.11
7730	Seven-segment LED display	Fig. 9.8	—
72555	Timer (same as 555)	Fig. 9.21	—

The next 17 sections present hardware experiments requiring the use of digital integrated circuits. [Section 9.19](#) outlines HDL simulation experiments requiring a HDL compiler and simulator for Verilog, VHDL, or SystemVerilog.

9.2 EXPERIMENT 1: BINARY AND DECIMAL NUMBERS

This experiment demonstrates the count sequence of binary numbers and the binary-coded decimal (BCD) representation. It serves as an introduction to the breadboard used in the laboratory and acquaints the student with the cathode-ray oscilloscope. Reference material from the text that may be useful to know while performing the experiment can be found in [Section 1.2](#), on binary numbers, and [Section 1.7](#), on BCD numbers.

Binary Count

IC type 7493 consists of four flip-flops, as shown in [Fig. 9.2](#). They can be connected to count in binary or in BCD. Connect the IC to operate as a four-bit binary counter by wiring the external terminals, as shown in [Fig. 9.3](#). This is done by connecting a wire from pin 12 (output QA) to pin 1 (input B). Input A at pin 14 is connected to a pulser that provides single pulses. The two reset inputs, R1 and R2, are connected to ground. The four outputs go to four indicator lamps, with the low-order bit of the counter from QA connected to the rightmost indicator lamp. Do not forget to supply 5 V and ground to the IC. All connections should be made with the power supply in the off position.




FIGURE 9.3

Binary counter

Description

Turn the power on and observe the four indicator lamps. The four-bit number in the output is incremented by 1 for every pulse generated in the push-button pulser. The count goes to binary 15 and then back to 0. Disconnect the input of the counter at pin 14 from the pulser, and connect it to a clock generator that produces a train of pulses at a low frequency of about 1 pulse per second. This will provide an automatic binary count. Note that the binary counter will be used in subsequent experiments to provide the input binary signals for testing combinational circuits.

Oscilloscope Display

Increase the frequency of the clock to 10 kHz or higher and connect its output to an oscilloscope. Observe the clock output on the oscilloscope and sketch its waveform. Using a dual-trace oscilloscope, connect the output of

QA to one channel and the output of the clock to the second channel. Note that the output of QA is complemented every time the clock pulse goes through a negative transition from 1 to 0. Note also that the clock frequency at the output of the first flip-flop is one-half that of the input clock frequency. Each flip-flop in turn divides its incoming frequency by 2. The four-bit counter divides the incoming frequency by 16 at output QD. Obtain a timing diagram showing the relationship of the clock to the four outputs of the counter. Make sure that you include at least 16 clock cycles. The way to proceed with a dual-trace oscilloscope is as follows: First, observe the clock pulses and QA, and record their timing waveforms. Then repeat by observing and recording the waveforms of QA together with QB, followed by the waveforms of QB with QC and then QC with QD. Your final result should be a diagram showing the relationship of the clock to the four outputs in one composite diagram having at least 16 clock cycles.

BCD Count

The BCD representation uses the binary numbers from 0000 to 1001 to represent the coded decimal digits from 0 to 9. IC type 7493 can be operated as a BCD counter by making the external connections shown in [Fig. 9.4](#). Outputs QB and QD are connected to the two reset inputs, R1 and R2. When both R1 and R2 are equal to 1, all four cells in the counter clear to 0 irrespective of the input pulse. The counter starts from 0, and every input pulse increments it by 1 until it reaches the count of 1001. The next pulse changes the output to 1010, making QB and QD equal to 1. This momentary output cannot be sustained, because the four cells immediately clear to 0, with the result that the output goes to 0000. Thus, the pulse after the count of 1001 changes the output to 0000, producing a BCD count.




FIGURE 9.4

BCD counter

Connect the IC to operate as a BCD counter. Connect the input to a pulser and the four outputs to indicator lamps. Verify that the count goes from 0000 to 1001.

Disconnect the input from the pulser and connect it to a clock generator. Observe the clock waveform and the four outputs on the oscilloscope. Obtain an accurate timing diagram showing the relationship between the clock and the four outputs. Make sure to include at least 10 clock cycles in the oscilloscope display and in the composite timing diagram.

Output Pattern

When the count pulses into the BCD counter are continuous, the counter keeps repeating the sequence from 0000 to 1001 and back to 0000. This

means that each bit in the four outputs produces a fixed pattern of 1's and 0's that is repeated every 10 pulses. These patterns can be predicted from a list of the binary numbers from 0000 to 1001. The list will show that output *QA*, being the least significant bit, produces a pattern of alternate 1's and 0's. Output *QD*, being the most significant bit, produces a pattern of eight 0's followed by two 1's. Obtain the pattern for the other two outputs and then check all four patterns on the oscilloscope. This is done with a dual-trace oscilloscope by displaying the clock pulses in one channel and one of the output waveforms in the other channel. The pattern of 1's and 0's for the corresponding output is obtained by observing the output levels at the vertical positions where the pulses change from 1 to 0.

Other Counts

IC type 7493 can be connected to count from 0 to a variety of final counts. This is done by connecting one or two outputs to the reset inputs, *R1* and *R2*. Thus, if *R1* is connected to *QA* instead of to *QB* in [Fig. 9.4](#), the resulting count will be from 0000 to 1000, which is 1 less than 1001 (*QD*=1 and *QA*=1).

Utilizing your knowledge of how *R1* and *R2* affect the final count, connect the 7493 IC to count from 0000 to the following final counts:

1. 0101
2. 0111
3. 1011

Connect each circuit and verify its count sequence by applying pulses from the pulser and observing the output count in the indicator lamps. If the initial count starts with a value greater than the final count, keep applying input pulses until the output clears to 0.

9.3 EXPERIMENT 2: DIGITAL LOGIC GATES

In this experiment, you will investigate the logic behavior of various IC gates:

- 7400 quadruple two-input NAND gates
- 7402 quadruple two-input NOR gates
- 7404 hex inverters
- 7408 quadruple two-input AND gates
- 7432 quadruple two-input OR gates
- 7486 quadruple two-input XOR gates

The pin assignments to the various gates are shown in [Fig. 9.1](#).

“Quadruple” means that there are four gates within the package. The digital logic gates and their characteristics are discussed in [Section 2.8](#). A NAND implementation is discussed in [Section 3.6](#).

Truth Tables

Use one gate from each IC listed and obtain the truth table of the gate. The truth table is obtained by connecting the inputs of the gate to switches and the output to an indicator lamp. Compare your results with the truth tables listed in [Fig. 2.5](#).

Waveforms

For each gate listed, obtain the input–output waveform of the gate. The waveforms are to be observed in the oscilloscope. Use the two low-order outputs of a binary counter ([Fig. 9.3](#)) to provide the inputs to the gate. As

an example, the circuit and waveforms for the NAND gate are illustrated in [Fig. 9.5](#). The oscilloscope display will repeat this waveform, but you should record only the nonrepetitive portion.




FIGURE 9.5

Waveforms for NAND gate

[Description](#)

Propagation Delay

Connect the six inverters inside the 7404 IC in cascade. The output will be the same as the input, except that it will be delayed by the time it takes the signal to propagate through all six inverters. Apply clock pulses to the input of the first inverter. Using the oscilloscope, determine the delay from the input to the output of the sixth inverter during the rising transition of the pulse and again during the falling transition. This is done with a dual-trace oscilloscope by applying the input clock pulses to one of the channels and the output of the sixth inverter to the second channel. Set the time-base knob to the lowest time-per-division setting. The rise or fall time of the two pulses should appear on the screen. Divide the total delay by 6 to obtain an average propagation delay per inverter.

Universal NAND Gate

Using a single 7400 IC, connect a circuit that produces:

1. an inverter;
2. a two-input AND;
3. a two-input OR;
4. a two-input NOR; and
5. a two-input XOR. (See [Fig. 3.30.](#))

In each case, verify your circuit by checking its truth table.

NAND Circuit

Using a single 7400 IC, construct a circuit with NAND gates that implements the Boolean function

$$F=AB+CD$$

1. Draw the circuit diagram.
2. Obtain the truth table for F as a function of the four inputs.
3. Connect the circuit and verify the truth table.
4. Record the patterns of 1's and 0's for F as inputs A , B , C , and D go from binary 0 to binary 15.
5. Connect the four outputs of the binary counter shown in [Fig. 9.3](#) to the four inputs of the NAND circuit. Connect the input clock pulses from the counter to one channel of a dual-trace oscilloscope and output F to the other channel. Observe and record the 1's and 0's pattern of F after each clock pulse, and compare it with the pattern recorded in step 4.

9.4 EXPERIMENT 3: SIMPLIFICATION OF BOOLEAN FUNCTIONS

This experiment demonstrates the relationship between a Boolean function and the corresponding logic diagram. The Boolean functions are simplified by using the map method, as discussed in [Chapter 3](#). The logic diagrams are to be drawn with NAND gates, as explained in [Section 3.6](#).

The gate ICs to be used for the logic diagrams must be those from [Fig. 9.1](#), which contain the following NAND gates:

- 7400 two-input NAND
- 7404 inverter (one-input NAND)
- 7410 three-input NAND
- 7420 four-input NAND

If an input to a NAND gate is not used, it should not be left open, but instead should be connected to another input that is used. For example, if the circuit needs an inverter and there is an extra two-input gate available in a 7400 IC, then both inputs of the gate are to be connected together to form a single input for an inverter.

Logic Diagram

This part of the experiment starts with a given logic diagram from which we proceed to apply simplification procedures to reduce the number of gates and, possibly, the number of ICs. The logic diagram shown in [Fig. 9.6](#) requires two ICs—a 7400 and a 7410. Note that the inverters for inputs x , y , and z are obtained from the remaining three gates in the 7400 IC. If the inverters were taken from a 7404 IC, the circuit would have required three ICs. Note also that, in drawing SSI circuits, the gates are not

enclosed in blocks as is done with MSI circuits.




FIGURE 9.6

Logic diagram for Experiment 3

[Description](#)

Assign pin numbers to all inputs and outputs of the gates, and connect the circuit with the x , y , and z inputs going to three switches and the output F to an indicator lamp. Test the circuit by obtaining its truth table.

Obtain the Boolean function of the circuit and simplify it, using the map method. Construct the simplified circuit without disconnecting the original circuit. Test both circuits by applying identical inputs to each and observing the separate outputs. Show that, for each of the eight possible input combinations, the two circuits have identical outputs. This will prove

that the simplified circuit behaves exactly like the original circuit.

Boolean Functions

Consider two Boolean functions in sum-of-minterms form:

$$F_1(A, B, C, D) = (0, 1, 4, 5, 8, 9, 10, 12, 13) \quad F_2(A, B, C, D) = (3, 5, 7, 8, 10, 11, 13, 15)$$

Simplify these functions by means of maps. Obtain a composite logic diagram with four inputs, A , B , C , and D , and two outputs, F_1 and F_2 . Implement the two functions together, using a minimum number of NAND ICs. Do not duplicate the same gate if the corresponding term is needed for both functions. Use any extra gates in existing ICs for inverters when possible. Connect the circuit and check its operation. The truth table for F_1 and F_2 obtained from the circuit should conform with the minterms listed.

Complement

Plot the following Boolean function in a map:

$$F = A'D + BD + B'C + AB'D$$

Combine the 1's in the map to obtain the simplified function for F in sum-of-products form. Then combine the 0's in the map to obtain the simplified function for F' , also in sum-of-products form. Implement both F and F' with NAND gates, and connect the two circuits to the same input switches, but to separate output indicator lamps. Obtain the truth table of each circuit in the laboratory and show that they are the complements of each other.

9.5 EXPERIMENT 4: COMBINATIONAL CIRCUITS

In this experiment, you will design, construct, and test four combinational logic circuits. The first two circuits are to be constructed with NAND gates, the third with XOR gates, and the fourth with a decoder and NAND gates. Reference to a parity generator can be found in [Section 3.8](#). Implementation with a decoder is discussed in [Section 4.9](#).

Design Example

Design a combinational circuit with four inputs— A , B , C , and D —and one output, F . F is to be equal to 1 when $A=1$, provided that $B=0$, or when $B=1$, provided that either C or D is also equal to 1. Otherwise, the output is to be equal to 0.

1. Obtain the truth table of the circuit.
2. Simplify the output function.
3. Draw the logic diagram of the circuit, using NAND gates with a minimum number of ICs.
4. Construct the circuit and test it for proper operation by verifying the given conditions.

Majority Logic

A majority logic is a digital circuit whose output is equal to 1 if the majority of the inputs are 1's. The output is 0 otherwise. Design and test a three-input majority circuit using NAND gates with a minimum number of ICs.

Parity Generator

Design, construct, and test a circuit that generates an even parity bit from four message bits. Use XOR gates. Adding one more XOR gate, expand the circuit so that it generates an odd parity bit also.


Decoder Implementation

A combinational circuit has three inputs— x , y , and z —and three outputs— $F1$, $F2$, and $F3$. The simplified Boolean functions for the circuit are:

$$F1 = xz + x'y'z' \quad F2 = x'y + xy'z' \quad F3 = xy + x'y'z$$

Implement and test the combinational circuit, using a 74155 decoder IC and external NAND gates.

The block diagram of the decoder and its truth table are shown in [Fig. 9.7](#). The 74155 can be connected as a dual 2×4 decoder or as a single 3×8 decoder. When a 3×8 decoder is desired, inputs $C1$ and $C2$, as well as inputs $G1$ and $G2$, must be connected together, as shown in the block diagram. The function of the circuit is similar to that illustrated in [Fig. 4.18](#). G is the enable input and must be equal to 0 for proper operation. The eight outputs are labeled with symbols given in the data book. The 74155 uses NAND gates, with the result that the selected output goes to 0 while all other outputs remain at 1. The implementation with the decoder is as shown in [Fig. 4.21](#), except that the OR gates must be replaced with external NAND gates when the 74155 is used.



Truth table

Inputs				Outputs							
<i>G</i>	<i>C</i>	<i>B</i>	<i>A</i>	2Y0	2Y1	2Y2	2Y3	1Y0	1Y1	1Y2	1Y3
1	X	X	X	1	1	1	1	1	1	1	1
0	0	0	0	0	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1
0	0	1	0	1	1	0	1	1	1	1	1
0	0	1	1	1	1	1	0	1	1	1	1
0	1	0	0	1	1	1	1	0	1	1	1
0	1	0	1	1	1	1	1	1	0	1	1
0	1	1	0	1	1	1	1	1	1	0	1
0	1	1	1	1	1	1	1	1	1	1	0

FIGURE 9.7

IC type 74155 connected as a 3×8 decoder

[Description](#)

9.6 EXPERIMENT 5: CODE CONVERTERS

The conversion from one binary code to another is common in digital systems. In this experiment, you will design and construct three combinational-circuit converters. Code conversion is discussed in [Section 4.4](#).

Gray Code to Binary

Design a combinational circuit with four inputs and four outputs that converts a four-bit Gray code number ([Table 1.6](#)) into the equivalent four-bit binary number. Implement the circuit with exclusive-OR gates. (This can be done with one 7486 IC.) Connect the circuit to four switches and four indicator lamps, and check for proper operation.

9's Complementer

Design a combinational circuit with four input lines that represent a decimal digit in BCD and four output lines that generate the 9's complement of the input digit. Provide a fifth output that detects an error in the input BCD number. This output should be equal to logic 1 when the four inputs have one of the unused combinations of the BCD code. Use any of the gates listed in [Fig. 9.1](#), but minimize the total number of ICs used.

Seven-Segment Display

A seven-segment indicator is used to display any one of the decimal digits 0 through 9. Usually, the decimal digit is available in BCD. A BCD-to-seven-segment decoder accepts a decimal digit in BCD and generates the corresponding seven-segment code, as is shown pictorially in [Problem 4.9](#).

[Figure 9.8](#) shows the connections necessary between the decoder and the display. The 7447 IC is a BCD-to-seven-segment decoder/driver that has four inputs for the BCD digit. Input *D* is the most significant and input *A* the least significant. The four-bit BCD digit is converted to a seven-segment code with outputs *a* through *g*. The outputs of the 7447 are applied to the inputs of the 7730 (or equivalent) seven-segment display. This IC contains the seven light-emitting diode (LED) segments on top of the package. The input at pin 14 is the common anode (CA) for all the LEDs. A 47- Ω resistor connected to V_{CC} is needed in order to supply the proper current to the selected LED segments. Other equivalent seven-segment display ICs may have additional anode terminals and may require different resistor values.

Construct the circuit shown in [Fig. 9.8](#). Apply the four-bit BCD digits through four switches, and observe the decimal display from 0 to 9. Inputs 1010 through 1111 have no meaning in BCD. Depending on the decoder, these values may cause either a blank or a meaningless pattern to be displayed. Observe and record the output patterns of the six unused input combinations.





FIGURE 9.8

BCD-to-seven-segment decoder (7447) and seven-segment display (7730)

[Description](#)

9.7 EXPERIMENT 6: DESIGN WITH MULTIPLEXERS

In this experiment, you will design a combinational circuit and implement it with multiplexers, as explained in [Section 4.11](#). The multiplexer to be used is IC type 74151, shown in [Fig. 9.9](#). The internal construction of the 74151 is similar to the diagram shown in [Fig. 4.25](#), except that there are eight inputs instead of four. The eight inputs are designated *D0* through *D7*. The three selection lines—*C*, *B*, and *A*—select the particular input to be multiplexed and applied to the output. A strobe control *S* acts as an enable signal. The function table specifies the value of output *Y* as a function of the selection lines. Output *W* is the complement of *Y*. For proper operation, the strobe input *S* must be connected to ground.



Function table

Strobe S	Select C B A			Output Y
1	X	X	X	0
0	0	0	0	$D0$
0	0	0	1	$D1$
0	0	1	0	$D2$
0	0	1	1	$D3$
0	1	0	0	$D4$
0	1	0	1	$D5$
0	1	1	0	$D6$
0	1	1	1	$D7$

FIGURE 9.9

IC type 74151 8×1 multiplexer

[Description](#)

Design Specifications

A small corporation has 10 shares of stock, and each share entitles its owner to one vote at a stockholder's meeting. The 10 shares of stock are owned by four people as follows:

- Mr. W: 1 share
- Mr. X: 2 shares
- Mr. Y: 3 shares
- Mrs. Z: 4 shares

Each of these persons has a switch to close when voting yes and to open when voting no for his or her shares.

It is necessary to design a circuit that displays the total number of shares that vote yes for each measure. Use a seven-segment display and a decoder, as shown in [Fig. 9.8](#), to display the required number. If all shares vote no for a measure, the display should be blank. (Note that binary input 15 into the 7447 blanks out all seven segments.) If 10 shares vote yes for a measure, the display should show 0. Otherwise, the display shows a decimal number equal to the number of shares that vote yes. Use four 74151 multiplexers to design the combinational circuit that converts the inputs from the stock owners' switches into the BCD digit for the 7447. Do not use 5 V for logic 1. Use the output of an inverter whose input is grounded.

9.8 EXPERIMENT 7: ADDERS AND SUBTRACTORS

In this experiment, you will construct and test various adder and subtractor circuits. The subtractor circuit is then used to compare the relative magnitudes of two numbers. Adders are discussed in [Section 4.5](#). Subtraction with 2's complement is explained in [Section 1.6](#). A four-bit parallel adder–subtractor is shown in [Fig. 4.13](#), and the comparison of two numbers is explained in [Section 4.8](#).

Half Adder

Design, construct, and test a half-adder circuit using one XOR gate and two NAND gates.

Full Adder

Design, construct, and test a full-adder circuit using two ICs, 7486 and 7400.

Parallel Adder

IC type 7483 is a four-bit binary parallel adder. The pin assignment is shown in [Fig. 9.10](#). The 2 four-bit input binary numbers are *A1* through *A4* and *B1* through *B4*. The four-bit sum is obtained from *S1* through *S4*. *C0* is the input carry and *C4* the output carry.




FIGURE 9.10

IC type 7483 four-bit binary adder

Test the four-bit binary adder 7483 by connecting the power supply and ground terminals. Then connect the four *A* inputs to a fixed binary number, such as 1001, and the *B* inputs and the input carry to five toggle switches. The five outputs are applied to indicator lamps. Perform the addition of a few binary numbers and check that the output sum and output carry give the proper values. Show that when the input carry is equal to 1, it adds 1 to the output sum.

Adder–Subtractor

Two binary numbers can be subtracted by taking the 2's complement of the subtrahend and adding it to the minuend. The 2's complement can be obtained by taking the 1's complement and adding 1. To perform $A - B$, we

complement the four bits of B , add them to the four bits of A , and add 1 through the input carry. This is done as shown in [Fig. 9.11](#). The four XOR gates complement the bits of B when the mode select $M=1$ (because $x \oplus 1 = x'$) and leave the bits of B unchanged when $M=0$ (because $x \oplus 0 = x$). Thus, when the mode select M is equal to 1, the input carry $C0$ is equal to 1 and the sum output is A plus the 2's complement of B . When M is equal to 0, the input carry is equal to 0 and the sum generates $A+B$.




FIGURE 9.11

Four-bit adder–subtractor

Description

Connect the adder–subtractor circuit and test it for proper operation. Connect the four A inputs to a fixed binary number 1001 and the B inputs to switches. Perform the following operations and record the values of the output sum and the output carry C_4 :

$$9+59-59+99-99+159-15$$

Show that during addition, the output carry is equal to 1 when the sum exceeds 15. Also, show that when $A \geq B$, the subtraction operation gives the correct answer, $A-B$, and the output carry C_4 is equal to 1, but when $A < B$, the subtraction gives the 2's complement of $B-A$ and the output carry is equal to 0.

Magnitude Comparator

The comparison of two numbers is an operation that determines whether one number is greater than, equal to, or less than the other number. Two numbers, A and B , can be compared by first subtracting $A-B$ as is done in [Fig. 9.11](#). If the output in S is equal to zero, then $A=B$. The output carry from C_4 determines the relative magnitudes of the numbers: When $C_4=1$, $A \geq B$; when $C_4=0$, $A < B$; and when $C_4=1$ and $S \neq 0$, $A > B$.

It is necessary to supplement the subtractor circuit of [Fig. 9.11](#) to provide the comparison logic. This is done with a combinational circuit that has five inputs— S_1 through S_4 and C_4 —and three outputs, designated by x , y , and z , so that

$$\begin{aligned} x=1 & \text{ if } A=B \quad (S=0000) & y=1 & \text{ if } A < B \quad (C_4=0) \\ z=1 & \text{ if } A > B \quad (C_4=1 \text{ and } S \neq 0000) \end{aligned}$$

The combinational circuit can be implemented with the 7404 and 7408 ICs.

Construct the comparator circuit and test its operation. Use at least two sets of numbers for A and B to check each of the outputs x , y , and z .

9.9 EXPERIMENT 8: FLIP-FLOPS

In this experiment, you will construct, test, and investigate the operation of various latches and flip-flops. The internal construction of latches and flip-flops can be found in [Sections 5.3](#) and [5.4](#).

SR Latch

Construct an *SR* latch with two cross-coupled NAND gates. Connect the two inputs to switches and the two outputs to indicator lamps. Set the two switches to logic 1, and then momentarily turn each switch separately to the logic-0 position and back to 1. Obtain the function table of the circuit.

D Latch

Construct a *D* latch with four NAND gates (only one 7400 IC) and verify its function table.

Master–Slave Flip-Flop

Connect a master–slave *D* flip-flop using two *D* latches and an inverter. Connect the *D* input to a switch and the clock input to a pulser. Connect the output of the master latch to one indicator lamp and the output of the slave latch to another indicator lamp. Set the value of the input to the complement value of the output. Press the push button in the pulser and then release it to produce a single pulse. Observe that the master changes when the pulse goes positive and the slave follows the change when the pulse goes negative. Press the push button again a few times while observing the two indicator lamps. Explain the transfer sequence from input to master and from master to slave.

Disconnect the clock input from the pulser and connect it to a clock generator. Connect the complement output of the flip-flop to the D input. This causes the flip-flop to be complemented with each clock pulse. Using a dual-trace oscilloscope, observe the waveforms of the clock and the master and slave outputs. Verify that the delay between the master and the slave outputs is equal to the positive half of the clock cycle. Obtain a timing diagram showing the relationship between the clock waveform and the master and slave outputs.

Edge-Triggered Flip-Flop


Construct a D -type positive-edge-triggered flip-flop using six NAND gates. Connect the clock input to a pulser, the D input to a toggle switch, and the output Q to an indicator lamp. Set the value of D to the complement of Q . Show that the flip-flop output changes only in response to a positive transition of the clock pulse. Verify that the output does not change when the clock input is logic 1, when the clock goes through a negative transition, or when the clock input is logic 0. Continue changing the D input to correspond to the complement of the Q output at all times.

Disconnect the input from the pulser and connect it to the clock generator. Connect the complement output Q' to the D input. This causes the output to be complemented with each positive transition of the clock pulse. Using a dual-trace oscilloscope, observe and record the timing relationship between the input clock and the output Q . Show that the output changes in response to a positive edge transition.

IC Flip-Flops

IC type 7476 consists of two JK master–slave flip-flops with preset and clear. The pin assignment for each flip-flop is shown in [Fig. 9.12](#). The function table specifies the circuit's operation. The first three entries in the table specify the operation of the asynchronous preset and clear inputs. These inputs behave like a NAND SR latch and are independent of the clock or the J and K inputs. (The X 's indicate don't-care conditions.) The last four entries in the function table specify the operation of the clock with both the preset and clear inputs maintained at logic 1. The clock value

is shown as a single pulse. The positive transition of the pulse changes the master flip-flop, and the negative transition changes the slave flip-flop as well as the output of the circuit. With $J=K=0$, the output does not change. The flip-flop toggles, or is complemented, when $J=K=1$. Investigate the operation of one 7476 flip-flop and verify its function table.



Function table

Inputs					Outputs	
Preset	Clear	Clock	J	K	Q	Q'
0	1	X	X	X	1	0
1	0	X	X	X	0	1
0	0	X	X	X	1	1
1	1		0	0	No change	
1	1		0	1	0	1
1	1		1	0	1	0
1	1		1	1	Toggle	


FIGURE 9.12

IC type 7476 dual JK master–slave flip-flops

[Description](#)

IC type 7474 consists of two D positive-edge-triggered flip-flops with

preset and clear. The pin assignment is shown in [Fig. 9.13](#). The function table specifies the preset and clear operations and the clock's operation. The clock is shown with an upward arrow to indicate that it is a positive-edge-triggered flip-flop. Investigate the operation of one of the flip-flops and verify its function table.



Function table					
Inputs				Outputs	
Preset	Clear	Clock	D	Q	Q'
0	1	X	X	1	0
1	0	X	X	0	1
0	0	X	X	1	1
1	1	↑	0	0	1
1	1	↑	1	1	0
1	1	0	X	No change	

FIGURE 9.13

IC type 7474 dual D positive-edge-triggered flip-flops

[Description](#)

9.10 EXPERIMENT 9: SEQUENTIAL CIRCUITS

In this experiment, you will design, construct, and test three synchronous sequential circuits. Use IC type 7476 ([Fig. 9.12](#)) or 7474 ([Fig. 9.13](#)). Choose any type of gate that will minimize the total number of ICs. The design of synchronous sequential circuits is covered in [Section 5.7](#).

Up–Down Counter with Enable

Design, construct, and test a two-bit counter that counts up or down. An enable input E determines whether the counter is on or off. If $E=0$, the counter is disabled and remains at its present count even though clock pulses are applied to the flip-flops. If $E=1$, the counter is enabled and a second input, x , determines the direction of the count. If $x=1$, the circuit counts upward with the sequence 00, 01, 10, 11, and the count repeats. If $x=0$, the circuit counts downward with the sequence 11, 10, 01, 00, and the count repeats. Do not use E to disable the clock. Design the sequential circuit with E and x as inputs.

State Diagram

Design, construct, and test a sequential circuit whose state diagram is shown in [Fig. 9.14](#). Designate the two flip-flops as A and B , the input as x , and the output as y .




FIGURE 9.14

State diagram for Experiment 9

Connect the output of the least significant flip-flop B to the input x , and predict the sequence of states and output that will occur with the application of clock pulses. Verify the state transition and output by testing the circuit.

Design of Counter

Design, construct, and test a counter that goes through the following sequence of binary states: 0, 1, 2, 3, 6, 7, 10, 11, 12, 13, 14, 15, and back to 0 to repeat. Note that binary states 4, 5, 8, and 9 are not used. The counter must be self-starting; that is, if the circuit starts from any one of the four invalid states, the count pulses must transfer the circuit to one of the valid states to continue the count correctly.

Check the circuit's operation for the required count sequence. Verify that the counter is self-starting. This is done by initializing the circuit to each unused state by means of the preset and clear inputs and then applying pulses to see whether the counter reaches one of the valid states.

9.11 EXPERIMENT 10:

COUNTERS

In this experiment, you will construct and test various ripple and synchronous counter circuits. Ripple counters are discussed in [Section 6.3](#) and synchronous counters are covered in [Section 6.4](#).

Ripple Counter

Construct a four-bit binary ripple counter using two 7476 ICs ([Fig. 9.12](#)). Connect all asynchronous clear and preset inputs to logic 1. Connect the count-pulse input to a pulser and check the counter for proper operation.

Modify the counter so that it will count downward instead of upward. Check that each input pulse decrements the counter by 1.

Synchronous Counter


Construct a synchronous four-bit binary counter and check its operation. Use two 7476 ICs and one 7408 IC.

Decimal Counter

Design a synchronous BCD counter that counts from 0000 to 1001. Use two 7476 ICs and one 7408 IC. Test the counter for the proper sequence. Determine whether the counter is self-starting. This is done by initializing the counter to each of the six unused states by means of the preset and clear inputs. The application of pulses will transfer the counter to one of the valid states if the counter is self-starting.

Binary Counter with Parallel Load

IC type 74161 is a four-bit synchronous binary counter with parallel load and asynchronous clear. The internal logic is similar to that of the circuit shown in [Fig. 6.14](#). The pin assignments to the inputs and outputs are shown in [Fig. 9.15](#). When the load signal is enabled, the four data inputs are transferred into four internal flip-flops, QA through QD , with QD being the most significant bit. There are two count-enable inputs called P and T . Both must be equal to 1 for the counter to operate. The function table is similar to [Table 6.6](#), with one exception: The load input in the 74161 is enabled when equal to 0. To load the input data, the clear input must be equal to 1 and the load input must be equal to 0. The two count inputs have don't-care conditions and may be equal to either 1 or 0. The internal flip-flops trigger on the positive transition of the clock pulse. The circuit functions as a counter when the load input is equal to 1 and both count inputs P and T are equal to 1. If either P or T goes to 0, the output does not change. The carry-out output is equal to 1 when all four data outputs are equal to 1. Perform an experiment to verify the operation of the 74161 IC according to the function table.



Function table

Clear	Clock	Load	Count	Function
0	X	X	X	Clear outputs to 0
1	\uparrow	0	X	Load input data
1	\uparrow	1	1	Count to next binary value
1	\uparrow	1	0	No change in output

FIGURE 9.15

IC type 74161 binary counter with parallel load

[Description](#)

Show how the 74161 IC, together with a two-input NAND gate, can be made to operate as a synchronous BCD counter that counts from 0000 to 1001. Do not use the clear input. Use the NAND gate to detect the count of


1001, which then causes all 0's to be loaded into the counter.

9.12 EXPERIMENT 11: SHIFT REGISTERS

In this experiment, you will investigate the operation of shift registers. The IC to be used is the 74195 shift register with parallel load. Shift registers are explained in [Section 6.2](#).

IC Shift Register

IC type 74195 is a four-bit shift register with parallel load and asynchronous clear. The pin assignments to the inputs and outputs are shown in [Fig. 9.16](#). The single control line labeled *SH/LD* (shift/load) determines the synchronous operation of the register. When *SH/LD*=0, the control input is in the load mode and the four data inputs are transferred into the four internal flip-flops, *QA* through *QD*. When *SH/LD*=1, the control input is in the shift mode and the information in the register is shifted right from *QA* toward *QD*. The serial input into *QA* during the shift is determined from the *J* and K^- inputs. The two inputs behave like the *J* and the complement of *K* of a *JK* flip-flop. When both *J* and K^- are equal to 0, flip-flop *QA* is cleared to 0 after the shift. If both inputs are equal to 1, *QA* is set to 1 after the shift. The other two conditions for the *J* and K^- inputs provide a complement or no change in the output of flip-flop *QA* after the shift.



Function table

Clear	Shift/ load	Clock	J	\overline{K}	Serial input	Function
0	X	X	X	X	X	Asynchronous clear
1	X	0	X	X	X	No change in output
1	0	\uparrow	X	X	X	Load input data
1	1	\uparrow	0	0	0	Shift from QA toward QD , $QA = 0$
1	1	\uparrow	1	1	1	Shift from QA toward QD , $QA = 1$

FIGURE 9.16

IC type 74195 shift register with parallel load

[Description](#)

The function table for the 74195 shows the mode of operation of the register. When the clear input goes to 0, the four flip-flops clear to 0 asynchronously—that is, without the need of a clock. Synchronous operations are affected by a positive transition of the clock. To load the input data, SH/LD must be equal to 0 and a positive clock-pulse transition must occur. To shift right, SH/LD must be equal to 1. The J and K^- inputs must be connected together to form the serial input.

Perform an experiment that will verify the operation of the 74195 IC. Show that it performs all the operations listed in the function table. Include in your function table the two conditions for $J K^- = 01$ and 10 .

Ring Counter

A ring counter is a circular shift register with the signal from the serial output QD going into the serial input. Connect the J and K^- input together to form the serial input. Use the load condition to preset the ring counter to an initial value of 1000. Rotate the single bit with the shift condition and check the state of the register after each clock pulse.

A switch-tail ring counter uses the complement output of QD for the serial input. Preset the switch-tail ring counter to 0000 and predict the sequence of states that will result from shifting. Verify your prediction by observing the state sequence after each shift.

Feedback Shift Register

A feedback shift register is a shift register whose serial input is connected to some function of selected register outputs. Connect a feedback shift register whose serial input is the exclusive-OR of outputs QC and QD . Predict the sequence of states of the register, starting from state 1000. Verify your prediction by observing the state sequence after each clock pulse.


Bidirectional Shift Register

The 74195 IC can shift only right from *QA* toward *QD*. It is possible to convert the register to a bidirectional shift register by using the load mode to obtain a shift-left operation (from *QD* toward *QA*). This is accomplished by connecting the output of each flip-flop to the input of the flip-flop on its left and using the load mode of the *SH/LD* input as a shift-left control. Input *D* becomes the serial input for the shift-left operation.

Connect the 74195 as a bidirectional shift register (without parallel load). Connect the serial input for shift right to a toggle switch. Construct the shift left as a ring counter by connecting the serial output *QA* to the serial input *D*. Clear the register and then check its operation by shifting a single 1 from the serial input switch. Shift right three more times and insert 0's from the serial input switch. Then rotate left with the shift-left (load) control. The single 1 should remain visible while shifting.

Bidirectional Shift Register with Parallel Load

The 74195 IC can be converted to a bidirectional shift register with parallel load in conjunction with a multiplexer circuit. We will use IC type 74157 for this purpose. The 74157 is a quadruple two-to-one-line multiplexer whose internal logic is shown in [Fig. 4.26](#). The pin assignments to the inputs and outputs of the 74157 are shown in [Fig. 9.17](#). Note that the enable input is called a strobe in the 74157.



Function table

Strobe	Select	Data outputs Y
1	X	All 0's
0	0	Select data inputs A
0	1	Select data inputs B

FIGURE 9.17

IC type 74157 quadruple 2x1 multiplexers

[Description](#)

Construct a bidirectional shift register with parallel load using the 74195

register and the 74157 multiplexer. The circuit should be able to perform the following operations:

1. Asynchronous clear
2. Shift right
3. Shift left
4. Parallel load
5. Synchronous clear

Derive a table for the five operations as a function of the clear, clock, and *SH/LD* inputs of the 74195 and the strobe and select inputs of the 74157. Connect the circuit and verify your function table. Use the parallel-load condition to provide an initial value to the register, and connect the serial outputs to the serial inputs of both shifts in order not to lose the binary information while shifting.

9.13 EXPERIMENT 12: SERIAL ADDITION

In this experiment, you will construct and test a serial adder–subtractor circuit. Serial addition of two binary numbers can be done by means of shift registers and a full adder, as explained in [Section 6.2](#).

Serial Adder

Starting from the diagram of [Fig. 6.6](#), design and construct a four-bit serial adder using the following ICs: 74195 (two), 7408, 7486, and 7476.

Provide a facility for register *B* to accept parallel data from four toggle switches, and connect its serial input to ground so that 0's are shifted into register *B* during the addition. Provide a toggle switch to clear the registers and the flip-flop. Another switch will be needed to specify whether register *B* is to accept parallel data or is to be shifted during the addition.

Testing the Adder

To test your serial adder, perform the binary addition $5+6+15=26$. This is done by first clearing the registers and the carry flip-flop. Parallel load the binary value 0101 into register *B*. Apply four pulses to add *B* to *A* serially, and check that the result in *A* is 0101. (Note that clock pulses for the 7476 must be as shown in [Fig. 9.12](#).) Parallel load 0110 into *B* and add it to *A* serially. Check that *A* has the proper sum. Parallel load 1111 into *B* and add to *A*. Check that the value in *A* is 1010 and that the carry flip-flop is set.

Clear the registers and flip-flop and try a few other numbers to verify that your serial adder is functioning properly.

Serial Adder–Subtractor

If we follow the procedure used in [Section 6.2](#) for the design of a serial subtractor (that subtracts $A-B$), we will find that the output difference is the same as the output sum, but that the input to the J and K of the borrow flip-flop needs the complement of QD (available in the 74195). Using the other two XOR gates from the 7486, convert the serial adder to a serial adder–subtractor with a mode control M . When $M=0$, the circuit adds $A+B$. When $M=1$, the circuit subtracts $A-B$ and the flip-flop holds the borrow instead of the carry.


Test the adder part of the circuit by repeating the operations recommended to ensure that the modification did not change the operation. Test the serial subtractor part by performing the subtraction $15-4-5-13-7$. Binary 15 can be transferred to register A by first clearing it to 0 and adding 15 from B . Check the intermediate results during the subtraction. Note that -7 will appear as the 2's complement of 7 with a borrow of 1 in the flip-flop.

9.14 EXPERIMENT 13: MEMORY UNIT

In this experiment, you will investigate the behavior of a random-access memory (RAM) unit and its storage capability. The RAM will be used to simulate a read-only memory (ROM). The ROM simulator will then be used to implement combinational circuits, as explained in [Section 7.5](#). The memory unit is discussed in [Sections 7.2](#) and [7.3](#).

IC RAM

IC type 74189 is a 16×4 RAM. The internal logic is similar to the circuit shown in [Fig. 7.6](#) for a 4×4 RAM. The pin assignments to the inputs and outputs are shown in [Fig. 9.18](#). The four address inputs select 1 of 16 words in the memory. The least significant bit of the address is A0 and the most significant is A3. The chip select (CS) input must be equal to 0 to enable the memory. If CS is equal to 1, the memory is disabled and all four outputs are in a high-impedance state. The write enable (WE) input determines the type of operation, as indicated in the function table. The write operation is performed when WE=0. This operation is a transfer of the binary number from the data inputs into the selected word in memory. The read operation is performed when WE=1. This operation transfers the complemented value stored in the selected word into the output data lines. The memory has three-state outputs to facilitate memory expansion.



Function table

CS	WE	Operation	Data outputs
0	0	Write	High impedance
0	1	Read	Complement of selected word
1	X	Disable	High impedance

FIGURE 9.18

IC type 74189 16x4 RAM

[Description](#)

Testing the RAM

Since the outputs of the 74189 produce the complemented values, we need to insert four inverters to change the outputs to their normal value. The RAM can be tested after making the following connections: Connect the address inputs to a binary counter using the 7493 IC (shown in [Fig. 9.3](#)). Connect the four data inputs to toggle switches and the data outputs to four 7404 inverters. Provide four indicator lamps for the address and four more for the outputs of the inverters. Connect input *CS* to ground and *WE* to a toggle switch (or a pulser that provides a negative pulse). Store a few words into the memory, and then read them to verify that the write and read operations are functioning properly. You must be careful when using the *WE* switch. Always leave the *WE* input in the read mode, unless you want to write into memory. The proper way to write is first to set the address in the counter and the inputs in the four toggle switches. Then, store the word in memory, flip the *WE* switch to the write position, and return it to the read position. Be careful not to change the address or the inputs when *WE* is in the write mode.

ROM Simulator

A ROM simulator is obtained from a RAM operated in the read mode only. The pattern of 1's and 0's is first entered into the simulating RAM by placing the unit momentarily in the write mode. Simulation is achieved by placing the unit in the read mode and taking the address lines as inputs to the ROM. The ROM can then be used to implement any combinational circuit.

Implement a combinational circuit using the ROM simulator that converts a four-bit binary number to its equivalent Gray code as defined in [Table 1.6](#). This is done as follows: Obtain the truth table of the code converter. Store the truth table into the 74189 memory by setting the address inputs to the binary value and the data inputs to the corresponding Gray code value. After all 16 entries of the table are written into memory, the ROM simulator is set by permanently connecting the *WE* line to logic 1. Check the code converter by applying the inputs to the address lines and verifying the correct outputs in the data output lines.

Memory Expansion


Expand the memory unit to a 32×4 RAM using two 74189 ICs. Use the *CS* inputs to select between the two ICs. Note that since the data outputs are three-stated, you can tie pairs of terminals together to obtain a logic OR operation between the two ICs. Test your circuit by using it as a ROM simulator that adds a three-bit number to a two-bit number to produce a four-bit sum. For example, if the input of the ROM is 10110, then the output is calculated to be $101 + 10 = 0111$. (The first three bits of the input represent 5, the last two bits represent 2, and the output sum is binary 7.) Use the counter to provide four bits of the address and a switch for the fifth bit of the address.

9.15 EXPERIMENT 14: LAMP HANDBALL

In this experiment, you will construct an electronic game of handball, using a single light to simulate the moving ball. The experiment demonstrates the application of a bidirectional shift register with parallel load. It also shows the operation of the asynchronous inputs of flip-flops. We will first introduce an IC that is needed for the experiment and then present the logic diagram of the simulated lamp handball game.

IC Type 74194

This is a four-bit bidirectional shift register with parallel load. The internal logic is similar to that shown in [Fig. 6.7](#). The pin assignments to the inputs and outputs are shown in [Fig. 9.19](#). The two mode-control inputs determine the type of operation, as specified in the function table.



Function table

Clear	Clock	Mode		Function
		S1	S0	
0	X	X	X	Clear outputs to 0
1	↑	0	0	No change in output
1	↑	0	1	Shift right in the direction from QA to QD. SIR to QA
1	↑	1	0	Shift left in the direction from QD to QA. SIL to QD
1	↑	1	1	Parallel-load input data

FIGURE 9.19

IC type 74194 bidirectional shift register with parallel load

[Description](#)

Logic Diagram

The logic diagram of the electronic lamp handball game is shown in [Fig. 9.20](#). It consists of two 74194 ICs, a dual *D* flip-flop 7474 IC, and three gate ICs: the 7400, 7404, and 7408. The ball is simulated by a moving light that is shifted left or right through the bidirectional shift register. The rate at which the light moves is determined by the frequency of the clock. The circuit is first initialized with the *reset* switch. The *start* switch starts the game by placing the ball (an indicator lamp) at the extreme right. The player must press the pulser push button to start the ball moving to the left. The single light shifts to the left until it reaches the leftmost position (the wall), at which time the ball returns to the player by reversing the direction of shift of the moving light. When the light is again at the rightmost position, the player must press the pulser again to reverse the direction of shift. If the player presses the pulser too soon or too late, the ball disappears and the light goes off. The game can be restarted by turning the start switch on and then off. The start switch must be open (logic 1) during the game.




FIGURE 9.20

Lamp handball logic diagram

[Description](#)

Circuit Analysis

Prior to connecting the circuit, analyze the logic diagram to ensure that you understand how the circuit operates. In particular, try to answer the following questions:

1. What is the function of the reset switch?
2. How does the light in the rightmost position come on when the start switch is grounded? Why is it necessary to place the start switch in the logic-1 position before the game starts?
3. What happens to the two mode-control inputs, $S1$ and $S0$, once the ball is set in motion?
4. What happens to the mode-control inputs and to the ball if the pulser is pressed while the ball is moving to the left? What happens if the ball is moving to the right, but has not yet reached the rightmost position?
5. If the ball has returned to the rightmost position, but the pulser has not yet been pressed, what is the state of the mode-control inputs if the pulser is pressed? What happens if it is not pressed?

Playing the Game

Wire the circuit of [Fig. 9.20](#). Test the circuit for proper operation by playing the game. Note that the pulser must provide a positive-edge transition and that both the reset and start switches must be open (i.e., must be in the logic-1 state) during the game. Start with a low clock rate, and

increase the clock frequency to make the handball game more challenging.

Counting the Number of Losses

Design a circuit that keeps score of the number of times the player loses while playing the game. Use a BCD-to-seven-segment decoder and a seven-segment display, as in [Fig. 9.8](#), to display the count from 0 through 9. Counting is done with either the 7493 as a ripple decimal counter or the 74161 and a NAND gate as a synchronous decimal counter. The display should show 0 when the circuit is reset. Every time the ball disappears and the light goes off, the display should increase by 1. If the light stays on during the play, the number in the display should not change. The final design should be an automatic scoring circuit, with the decimal display incremented automatically each time the player loses when the light disappears.

Lamp Ping-PongTM

Modify the circuit of [Fig. 9.20](#) so as to obtain a lamp Ping-Pong game. Two players can participate in this game, with each player having his or her own pulser. The player with the right pulser returns the ball when it is in the extreme right position, and the player with the left pulser returns the ball when it is in the extreme left position. The only modification required for the Ping-Pong game is a second pulser and a change of a few wires.

With a second start circuit, the game can be made to start by either one of the two players (i.e., either one serves). This addition is optional.

9.16 EXPERIMENT 15: CLOCK-PULSE GENERATOR

In this experiment, you will use an IC timer unit and connect it to produce clock pulses at a given frequency. The circuit requires the connection of two external resistors and two external capacitors. The cathode-ray oscilloscope is used to observe the waveforms and measure the frequency of the pulses.

IC Timer

IC type 72555 (or 555) is a precision timer circuit whose internal logic is shown in [Fig. 9.21](#). (The resistors, R_A and R_B , and the two capacitors are not part of the IC.) The circuit consists of two voltage comparators, a flip-flop, and an internal transistor. The voltage division from $V_{CC}=5\text{ V}$ through the three internal resistors to ground produces $2/3$ and $1/3$ of V_{CC} (3.3 V and 1.7 V, respectively) into the fixed inputs of the comparators. When the threshold input at pin 6 goes above 3.3 V, the upper comparator resets the flip-flop and the output goes low to about 0 V. When the trigger input at pin 2 goes below 1.7 V, the lower comparator sets the flip-flop and the output goes high to about 5 V. When the output is low, Q' is high and the base-emitter junction of the transistor is forward biased. When the output is high, Q' is low and the transistor is cut off. The timer circuit is capable of producing accurate time delays controlled by an external RC circuit. In this experiment, the IC timer will be operated in the astable mode to produce clock pulses.




FIGURE 9.21

IC type 72555 timer connected as a clock-pulse generator

[Description](#)

Circuit Operation

[Figure 9.21](#) shows the external connections for a stable operation of the circuit. Capacitor C charges through resistors R_A and R_B when the transistor is cut off and discharges through R_B when the transistor is forward biased and conducting. When the charging voltage across capacitor C reaches 3.3 V, the threshold input at pin 6 causes the flip-flop to reset and the transistor turns on. When the discharging voltage reaches 1.7 V, the trigger input at pin 2 causes the flip-flop to set and the transistor turns off. Thus, the output continually alternates between two voltage levels at the output of the flip-flop. The output remains high for a duration equal to the charge time. This duration is determined from the equation

$$t_H = 0.693(R_A + R_B)C$$

The output remains low for a duration equal to the discharge time. This duration is determined from the equation

$$t_L = 0.693R_B C$$

Clock-Pulse Generator

Starting with a capacitor C of $0.001 \mu\text{F}$ calculate values for R_A and R_B to produce clock pulses, as shown in [Fig. 9.22](#). The pulse width is $1 \mu\text{s}$ in the low level and repeats at a frequency rate of 100 kHz (every $10 \mu\text{s}$). Connect the circuit and check the output in the oscilloscope.




FIGURE 9.22

Output waveform for clock generator

Observe the output across the capacitor C , and record its two levels to verify that they are between the trigger and threshold values.

Observe the waveform in the collector of the transistor at pin 7 and record all pertinent information. Explain the waveform by analyzing the circuit's action.

Connect a variable resistor (potentiometer) in series with R_A to produce a variable-frequency pulse generator. The low-level duration remains at $1\ \mu\text{s}$. The frequency should range from 20 to 100 kHz.

Change the low-level pulses to high-level pulses with a 7404 inverter. This will produce positive pulses of $1\ \mu\text{s}$ with a variable-frequency range.

9.17 EXPERIMENT 16: PARALLEL ADDER AND ACCUMULATOR

In this experiment, you will construct a four-bit parallel adder whose sum can be loaded into a register. The numbers to be added will be stored in a RAM. A set of binary numbers will be selected from memory and their sum will be accumulated in the register.

Block Diagram

Use the RAM circuit from the memory experiment of [Section 9.14](#), a four-bit parallel adder, a four-bit shift register with parallel load, a carry flip-flop, and a multiplexer to construct the circuit. The block diagram and the ICs to be used are shown in [Fig. 9.23](#). Information can be written into RAM from data in four switches or from the four-bit data available in the outputs of the register. The selection is done by means of a multiplexer. The data in RAM can be added to the contents of the register and the sum transferred back to the register.




FIGURE 9.23

Block diagram of a parallel adder for Experiment 16

[Description](#)

Control of Register

Provide toggle switches to control the 74194 register and the 7476 carry flip-flop as follows:

1. A LOAD condition transfers the sum to the register and the output carry to the flip-flop upon the application of a clock pulse.
2. A SHIFT condition shifts the register right with the carry from the carry flip-flop transferred into the leftmost position of the register upon the application of a clock pulse. The value in the carry flip-flop should not change during the shift.
3. A NO-CHANGE condition leaves the contents of the register and flip-flop unchanged even when clock pulses are applied.

Carry Circuit

To conform with the preceding specifications, it is necessary to provide a circuit between the output carry from the adder and the *J* and *K* inputs of the 7476 flip-flop so that the output carry is transferred into the flip-flop (whether it is equal to 0 or 1) only when the LOAD condition is activated and a pulse is applied to the clock input of the flip-flop. The carry flip-flop should not change if the LOAD condition is disabled or the SHIFT condition is enabled.

Detailed Circuit

Draw a detailed diagram showing all the wiring between the ICs. Connect the circuit, and provide indicator lamps for the outputs of the register and carry flip-flop and for the address and output data of the RAM.

Checking the Circuit

Store the numbers 0110, 1110, 1101, 0101, and 0011 in RAM and then add them to the register one at a time. Start with a cleared register and flip-flop. Predict the values in the output of the register and carry after each addition in the following sum, and verify your results:

0110+1110+1101+0101+0011

Circuit Operation

Clear the register and the carry flip-flop to zero, and store the following four-bit numbers in RAM in the indicated addresses:

Address Content

0 0110

3 1110

6 1101

9 0101

12 0011

Now perform the following four operations:

1. Add the contents of address 0 to the contents of the register, using the LOAD condition.
2. Store the sum from the register into RAM at address 1.
3. Shift right the contents of the register and carry with the SHIFT condition.
4. Store the shifted contents of the register at address 2 of RAM.

Check that the contents of the first three locations in RAM are as follows:

Address Contents

0 0110

1 0110

2 0011


Repeat the foregoing four operations for each of the other four binary numbers stored in RAM. Use addresses 4, 7, 10, and 13 to store the sum from the register in step 2. Use addresses 5, 8, 11, and 14 to store the shifted value from the register in step 4. Predict what the contents of RAM at addresses 0 through 14 would be, and check to verify your results.

9.18 EXPERIMENT 17: BINARY MULTIPLIER

In this experiment, you will design and construct a circuit that multiplies 2 four-bit unsigned numbers to produce an eight-bit product. An algorithm for multiplying two binary numbers is presented in [Section 8.7](#). The algorithm implemented in this experiment differs from the one described in [Figs. 8.14](#) and [8.15](#), by treating only a four-bit datapath and by incrementing, instead of decrementing, a bit counter.

Block Diagram

The ASMD chart and block diagram of the binary multiplier with those ICs recommended to be used are shown in [Fig. 9.24\(a\)](#) and [\(b\)](#). The multiplicand, B , is available from four switches instead of a register. The multiplier, Q , is obtained from another set of four switches. The product is displayed with eight indicator lamps. Counter P is initialized to 0 and then incremented after each partial product is formed. When the counter reaches the count of four, output *Done* becomes 1 and the multiplication operation terminates.




(a) ASMD chart


FIGURE 9.24

ASMD chart, block diagram of the datapath, control state diagram, and register operations of the binary multiplier circuit

Description



(b) Datapath block program



(c) Control state diagram

State Transition		Register Operations	Control signal
<u>From</u>	<u>To</u>		
S_idle		Initial state reached by reset action	
S_idle	S_add	$A \leq 0, C \leq 0, P \leq 0$ $B \leq \text{Multiplicand}, Q \leq \text{Multiplier}$	$Load_regs$
S_add	S_shift	$P \leq P + 1$ if ($Q[0]$) then ($A \leq A + B, C \leq C_{out}$)	$Incr_P$ Add_regs
S_shift		shift right {CAQ}, $C \leq 0$	$Shift_regs$

(d) Register operations

[Description](#)

Control of Registers

The ASMD chart for the binary multiplier in [Fig. 9.24\(a\)](#) shows that the three registers and the carry flip-flop of the datapath unit are controlled with signals *Load_regs*, *Incr_P*, *Add_regs*, and *Shift_regs*. The external input signals of the control unit are *clock*, *reset_b* (active-low), and *Start*; another input to the control unit is the internal status signal, *Done*, which is formed by the datapath unit to indicate that the counter has reached a count of four, corresponding to the number of bits in the multiplier. *Load_regs* clears the product register (A) and the carry flip-flop (C), loads the multiplicand into register B, loads the multiplier into register Q, and clears the bit counter. *Incr_P* increments the bit counter concurrently with the accumulation of a partial product. *Add_regs* adds the multiplicand to A, if the least significant bit of the shifted multiplier (*Q[0]*) is 1. Flip-flop C accommodates a carry that results from the addition. The concatenated register CAQ is updated by storing the result of shifting its contents one bit to the right. *Shift_regs* shifts CAQ one bit to the right, which also clears flip-flop C.

The state diagram for the control unit is shown in [Fig. 9.24\(c\)](#). Note that it does not show the register operations of the datapath unit or the output signals that control them. That information is apparent in [Fig. 9.24\(d\)](#). Note that *Incr_P* and *Shift_regs* are generated unconditionally in states *S_add* and *S_shift*, respectively. *Load_regs* is generated under the condition that *Start* is asserted conditionally while the state is in *S_idle*; *Add_regs* is asserted conditionally in *S_add* if *Q[0]*=1.

Multiplication Example

Before connecting the circuit, make sure that you understand the operation of the multiplier. To do this, construct a table similar to [Table 8.5](#), but with B=1111 for the multiplicand and Q=1011 for the multiplier. Along with each comment listed on the left side of the table, specify the state.

Datapath Design

Draw a detailed diagram of the datapath part of the multiplier, showing all IC pin connections. Generate the four control signals with switches, and use them to provide the required control operations for the various registers. Connect the circuit and check that each component is functioning properly. With the control signals at 0, set the multiplicand switches to 1111 and the multiplier switches to 1011. Assert the control signals manually by means of the control switches, as specified by the state diagram of [Fig. 9.24\(c\)](#). Apply a single pulse while in each control state, and observe the outputs of registers A and Q and the values in C and P. Compare these outputs with the numbers in your numerical example to verify that the circuit is functioning properly. Note that IC type 74161 has master–slave flip-flops. To operate it manually, it is necessary that the single clock pulse be a negative pulse.

Design of Control

Design the control circuit specified by the state diagram. You can use any method of control implementation discussed in [Section 8.8](#).

Choose the method that minimizes the number of ICs. Verify the operation of the control circuit prior to its connection to the datapath unit.

Checking the Multiplier

Connect the outputs of the control circuit to the datapath unit, and verify the total circuit operation by repeating the steps of multiplying 1111 by 1011. The single clock pulses should now sequence the control states as well. (Remove the manual switches.) The start signal (*Start*) can be generated with a switch that is on while the control is in state *S_idle*.

Generate the start signal (*Start*) with a pulser or any other short pulse, and operate the multiplier with continuous clock pulses from a clock generator. Pressing the pulser for *Start* should initiate the multiplication operation, and upon its completion, the product should be displayed in the A and Q

registers. Note that the multiplication will be repeated as long as signal *Start* is enabled. Make sure that *Start* goes back to 0. Then set the switches to two other four-bit numbers and press *Start* again. The new product should appear at the outputs. Repeat the multiplication of a few numbers to verify the operation of the circuit.

9.19 HDL SIMULATION EXPERIMENTS AND RAPID PROTOTYPING WITH FPGAS

Field programmable gate arrays (FPGAs) are used by industry to implement logic when the system is complex, the time-to-market is short, the performance (e.g., speed) of an FPGA is acceptable, and the volume of potential sales does not warrant the investment in a standard cell-based ASIC. Circuits can be rapidly prototyped into an FPGA using an HDL. Once the HDL model is verified, the description is synthesized and mapped into the FPGA. FPGA vendors provide software tools for synthesizing the HDL description of a circuit into an optimized gate-level description and mapping (fitting) the resulting netlist into the resources of their FPGA. This process avoids the detailed assembly of ICs that is required by composing a circuit on a breadboard, and the process involves significantly less risk of failure, because it is easier and faster to edit an HDL description than to rewire a breadboard.

Most of the hardware experiments outlined in this chapter can be supplemented by a corresponding software exercise using either the Verilog HDL, VHDL, or SystemVerilog. A language compiler and simulator are necessary tools for these supplements. The supplemental experiments have two levels of engagement. In the first, the circuits that are specified in the hands-on laboratory experiments can be described, simulated, and verified using the chosen HDL and a simulator. In the second, if a suitable FPGA prototyping board is available¹ the hardware experiments can be done by synthesizing the HDL descriptions and implementing the circuits in an FPGA. Where appropriate, the identity of the individual (structural) hardware units (e.g., a 4-bit counter) can be preserved by encapsulating them separately whose internal detail is described behaviorally or by a mixture of behavioral and structural models.

¹ See, for example, www.digilentinc.com, www.xilinx.com, or www.altera.com.

Prototyping a circuit with an FPGA requires synthesizing an HDL description to produce a bit stream that can be downloaded to configure the internal resources (e.g., CLBS of a Xilinx FPGA) and connectivity of the FPGA. Three details require attention: (1) The pins of the prototyping board are connected to the pins of the FPGA, and the hardware implementation of the synthesized circuit requires that its input and output signals be associated with the pins of the prototyping board (this association is made using the synthesis tool provided by the vendor of the FPGA (such tools are available free²)), (2) FPGA prototyping boards have a clock generator, but it will be necessary, in some cases, to implement a clock divider (in Verilog or VHDL) to obtain an internal clock whose frequency is suitable for the experiment, and (3) inputs to an FPGA-based circuit can be made using switches and pushbuttons located on the prototyping board, but it might be necessary to implement a pulser circuit in software to control and observe the activity of a counter or a state machine (see the [HDL supplement to Experiment 1](#)).

² See www.xilinx.com or www.altera.com.

HDL Supplement to Experiment 1

([Section 9.2](#))

The functionality of the counters specified in Experiment 1 can be described in an HDL and synthesized for implementation in an FPGA. Note that the circuit shown in [Fig. 9.3](#) uses a push-button pulser or a clock to cause the count to increment in a circuit built with standard ICs. A software pulser circuit can be developed to work with a switch on the prototyping board of an FPGA so that the operation of the counters can be verified by visual inspection.

The software pulser has the ASM chart shown in [Fig. 9.25](#), where the external input (*Pushed*) is obtained from a mechanical switch or pushbutton. This circuit asserts *Start* for one cycle of the clock and then waits for the switch to be opened (or the pushbutton to be released) to ensure that each action of the switch or pushbutton will produce only one pulse of *Start*. If the counter, or a state machine, is in the reset state (*S_idle*) when the switch is closed, the pulse will launch the activity of the counter or state machine. It will be necessary to open the switch (or release the pushbutton) before *Start* can be reasserted. Using the software pulser will allow each value of the count to be observed. If necessary, a simple synchronizer circuit can be used with *Pushed*.




FIGURE 9.25

Pulser circuit for FPGA implementation of Experiment 1

HDL Supplement to Experiment 2

([Section 9.3](#))

The various logic gates and their propagation delays were introduced in the hardware experiment. In [Section 3.9](#), a simple circuit with gate delays was investigated. As an introduction to the laboratory HDL exercises, compile the circuit described in [HDL Example 3.3](#) and then run the simulator to verify the waveforms shown in [Fig. 3.36](#).

Assign the following delays to the exclusive-OR circuit shown in [Fig. 3.30](#)(a): 10 ns for an inverter, 20 ns for an AND gate, and 30 ns for an OR gate. The input of the circuit goes from $xy=00$ to $xy=01$.

1. Determine the signals at the output of each gate from $t=0$ to $t=50$ ns.
2. Write the HDL description of the circuit including the delays.
3. Write a stimulus module (similar to [HDL Example 3.3](#)) and simulate the circuit to verify the answer in part (a).
4. Implement the circuit with an FPGA and test its operation.

HDL Supplement to Experiment 4

([Section 9.5](#))

The operation of a combinational circuit is verified by checking the output and comparing it with the truth table for the circuit. [HDL Example 4.10](#) ([Section 4.12](#)) demonstrates the procedure for obtaining the truth table of a combinational circuit by simulating it.

1. In order to get acquainted with this procedure, compile and simulate [HDL Example 4.10](#) and check the output truth table.
2. In Experiment 4, you designed a majority logic circuit. Write the HDL gate-level description of the majority logic circuit together with a stimulus for displaying the truth table. Compile and simulate the circuit and check the output response.
3. Implement the majority logic circuit units in an FPGA and test its operation.

HDL Supplement to Experiment 5

([Section 9.6](#))

This experiment deals with code conversion. A BCD-to-excess-3 converter was designed in [Section 4.4](#). Use the result of the design to check it with an HDL simulator.

1. Write an HDL gate-level description of the circuit shown in [Fig. 4.4](#).
2. Write a dataflow description using the Boolean expressions listed in [Fig. 4.3](#).
3. Write an HDL behavioral description of a BCD-to-excess-3 converter.
4. Write a testbench to simulate and test the BCD-to-excess-3 converter circuit in order to verify the truth table. Check all three circuits.
5. Implement the behavioral description with an FPGA and test the operation of the circuit.

HDL Supplement to Experiment 7

([Section 9.8](#))

A four-bit adder–subtractor is developed in this experiment. An adder–subtractor circuit is also developed in [Section 4.5](#).

1. Write the HDL behavioral description of the 7483 four-bit adder.
2. Write a behavioral description of the adder–subtractor circuit shown in [Fig. 9.11](#).
3. Write the HDL hierarchical description of the four-bit adder–subtractor shown in [Fig. 4.13](#) (including V). This can be done by instantiating a modified version of the four-bit adder described in [HDL Example 4.2](#) ([Section 4.12](#)).
4. Write an HDL testbench to simulate and test the circuits of part (c). Check and verify the values that cause an overflow with $V=1$.
5. Implement the circuit of part (c) with an FPGA and test its operation.

HDL Supplement to Experiment 8

([Section 9.9](#))

The edge-triggered *D* flip-flop 7474 is shown in [Fig. 9.13](#). The flip-flop has asynchronous preset and clear inputs.

Write an HDL behavioral description of the 7474 *D* flip-flop, using only the *Q* output. (Note that when *Preset* = 0, *Q* goes to 1, and when *Preset* = 1 and *Clear* = 0, *Q* goes to 0. Thus, *Preset* takes precedence over *Clear*.)

1. Write an HDL behavioral description of the 7474 *D* flip-flop, using both outputs. Label the second output *Q_not*, and note that this is not always the complement of *Q*. (When *Preset* = *Clear* = 0, both *Q* and *Q_not* go to 1.)

HDL Supplement to Experiment 9

([Section 9.10](#))

In this hardware experiment, you are asked to design and test a sequential circuit whose state diagram is given by [Fig. 9.14](#). This is a Mealy model sequential circuit similar to the one described in [HDL Example 5.5](#) ([Section 5.6](#)).

1. Write the HDL description of the state diagram of [Fig. 9.14](#).
2. Write the HDL structural description of the sequential circuit obtained from the design. (This is similar to [HDL Example 5.7](#) in [Section 5.6](#).)
3. [Figure 9.24\(c\)](#) ([Section 9.18](#)) shows a control state diagram. Write the HDL description of the state diagram, using the one-hot binary assignment (see [Table 5.9](#) in [Section 5.7](#)) and four outputs —T0, T1, T2, and T3.
4. Write a behavioral model of the datapath unit, and verify that the interconnected control unit and datapath unit operate correctly.
5. Implement the integrated circuit with an FPGA and test its operation.

HDL Supplement to Experiment 10 ([Section 9.11](#))

The synchronous counter with parallel load IC type 74161 is shown in [Fig. 9.15](#). This circuit is similar to the one described in [HDL Example 6.3 \(Section 6.6\)](#), with two exceptions: The load input is enabled when equal to 0, and there are two inputs (P and T) that control the count. Write the HDL description of the 74161 IC. Implement the counter with an FPGA and test its operation.

HDL Supplement to Experiment 11 ([Section 9.12](#))

A bidirectional shift register with parallel load is designed in this experiment by using the 74195 and 74157 IC types.

1. Write the HDL description of the 74195 shift register. Assume that inputs J and K^- are connected together to form the serial input.
2. Write the HDL description of the 74157 multiplexer.
3. Obtain the HDL description of the four-bit bidirectional shift register that has been designed in this experiment. (1) Write the structural description by instantiating the two ICs and specifying their interconnection, and (2) write the behavioral description of the circuit, using the function table that is derived in this design experiment.
4. Implement the circuit with an FPGA and test its operation.

HDL Supplement to Experiment 13 ([Section 9.14](#))

This experiment investigates the operation of a random-access memory (RAM). The way a memory is described in HDL is explained in [Section 7.2](#) in conjunction with [HDL Example 7.1](#).

1. Write the HDL description of IC type 74189 RAM, shown in [Fig. 9.18](#).
2. Test the operation of the memory by writing a stimulus program that stores binary 3 in address 0 and binary 1 in address 14. Then read the stored numbers from the two addresses to check whether the numbers were stored correctly.
3. Implement the RAM with an FPGA and test its operation.

HDL Supplement to Experiment 14 ([Section 9.15](#))

1. Write the HDL behavioral description of the 74194 bidirectional shift register with parallel load shown in [Fig. 9.19](#).
2. Implement the shift register with an FPGA and test its operation.

HDL Supplement to Experiment 16 ([Section 9.17](#))

A parallel adder with an accumulator register and a memory unit is shown in the block diagram of [Fig. 9.23](#). Write the structural description of the circuit specified by the block diagram. The HDL structural description of this circuit can be obtained by instantiating the various components. An example of a structural description of a design can be found in [HDL Example 8.4](#) in [Section 8.6](#). First, it is necessary to write the behavioral description of each component. Use counter 74161 instead of 7493, and substitute the *D* flip-flop 7474 instead of the *JK* flip-flop 7476. The block diagram of the various components can be found from the list in [Table 9.1](#). Write a testbench for each model, and then write a testbench to verify the entire design. Implement the circuit with an FPGA and test its operation.

HDL Supplement to Experiment 17 ([Section 9.18](#))

The block diagram of a four-bit binary multiplier is shown in [Fig. 9.24](#). The multiplier can be described in one of two ways: (1) by using the register transfer level statements listed in part (d) of the figure or (2) by using the block diagram shown in part (b) of the figure. The description of the multiplier in terms of the register transfer level (RTL) format is carried out in [HDL Example 8.5 \(Section 8.9\)](#).

1. Use the integrated circuit components specified in the block diagram to write the HDL structural description of the binary multiplier. The structural description is obtained by using the module description of each component and then instantiating all the components to show how they are interconnected. (See [Section 8.6](#) for an example.) The HDL descriptions of the components may be available from the solutions to previous experiments. The 7483 is described with a solution to Experiment 7(a), the 7474 with Experiment 8(a), the 74161 with Experiment 10, and the 74194 with Experiment 14. The description of the control is available from a solution to Experiment 9(c). Be sure to verify each structural unit before attempting to verify the multiplier.
2. Implement the binary multiplier with an FPGA. Use the pulser described in the HDL supplement to Experiment 1.

Chapter 10 Standard Graphic Symbols

10.1 RECTANGULAR-SHAPE SYMBOLS

Digital components such as gates, decoders, multiplexers, and registers are available commercially in integrated circuits and are classified as SSI or MSI circuits. Standard graphic symbols have been developed for these and other components so that the user can recognize each function from the unique graphic symbol assigned to it. This standard, known as ANSI/IEEE Std. 91-1984, has been approved by industry, government, and professional organizations and is consistent with international standards.

The standard uses a rectangular-shape outline to represent each particular logic function. Within the outline, there is a general qualifying symbol denoting the logical operation performed by the unit. For example, the general qualifying symbol for a multiplexer is MUX. The size of the outline is arbitrary and can be either a square or a rectangular shape with an arbitrary length–width ratio. Input lines are placed on the left and output lines are placed on the right. If the direction of signal flow is reversed, it must be indicated by arrows.

The rectangular-shape graphic symbols for SSI gates are shown in [Fig. 10.1](#). The qualifying symbol for the AND gate is the ampersand (&). The OR gate has the qualifying symbol that designates greater than or equal to 1, indicating that at least one input must be active for the output to be active. The symbol for the buffer gate is 1, showing that only one input is present. The exclusive-OR symbol designates the fact that only one input must be active for the output to be active. The inclusion of the logic negation small circle in the output converts the gates to their complement values. Although the rectangular-shape symbols for the gates are recommended, the standard also recognizes the distinctive-shape symbols for the gates shown in [Fig. 2.5](#).




FIGURE 10.1

Rectangular-shape graphic symbols for gates

Description

An example of an MSI standard graphic symbol is the four-bit parallel adder shown in [Fig. 10.2](#). The qualifying symbol for an adder is the Greek letter Σ . The preferred letters for the arithmetic operands are P and Q . The bit-grouping symbols in the two types of inputs and the sum output are the decimal equivalents of the weights of the bits to the power of 2. Thus, the input labeled 3 corresponds to the value of $2^3=8$. The input carry is designated by CI and the output carry by CO . When the digital component represented by the outline is also a commercial integrated circuit, it is customary to write the IC pin number along each input and output. Thus, IC type 7483 is a four-bit adder with look-ahead carry. It is enclosed in a package with 16 pins. The pin numbers for the nine inputs and five outputs are shown in [Fig. 10.2](#). The other two pins are for the power supply.




FIGURE 10.2

Standard graphic symbol for a four-bit parallel adder, IC type 7483

Description

Before introducing the graphic symbols of other components, it is necessary to review some terminology. As mentioned in [Section 2.8](#), a positive-logic system defines the more positive of two signal levels (designated by *H*) as logic 1 and the more negative signal level (designated by *L*) as logic 0. Negative logic assumes the opposite assignment. A third alternative is to employ a mixed-logic convention, where the signals are considered entirely in terms of their *H* and *L* values. At any point in the circuit, the user is allowed to define the logic polarity by assigning logic 1 to either the *H* or *L* signal. The mixed-logic notation uses a small right-angle-triangle graphic symbol to designate a negative-logic polarity at any input or output terminal. (See [Fig. 2.10\(f\)](#).)

Integrated-circuit manufacturers specify the operation of integrated circuits in terms of *H* and *L* signals. When an input or output is considered in terms of positive logic, it is defined as *active high*. When it is considered in terms of negative logic, it is defined as *active low*. Active-low inputs or

outputs are recognized by the presence of the small-triangle polarity-indicator symbol. When positive logic is used exclusively throughout the entire system, the small-triangle polarity symbol is equivalent to the small circle that designates negation. In this book, we have assumed positive logic throughout and employed the small circle when drawing logic diagrams. When an input or output line does not include the small circle, we define it to be active if it is logic 1. An input or output that includes the small-circle symbol is considered active if it is in the logic-0 state. However, we will use the small-triangle polarity symbol to indicate active-low assignment in all drawings that represent standard diagrams. This will conform with integrated-circuit data books, where the polarity symbol is usually employed. Note that the bottom four gates in [Fig. 10.1](#) could have been drawn with a small triangle in the output lines instead of a small circle.

Another example of a graphic symbol for an MSI circuit is shown in [Fig. 10.3](#). This is a 2-to-4-line decoder representing one-half of IC type 74155. Inputs are on the left and outputs on the right. The identifying symbol X/Y indicates that the circuit converts from code X to code Y . Data inputs A and B are assigned binary weights 1 and 2 equivalent to 20 and 21, respectively. The outputs are assigned numbers from 0 to 3, corresponding to outputs $D0$ through $D3$, respectively. The decoder has one active-low input $E1$ and one active-high input $E2$. These two inputs go through an internal AND gate to enable the decoder. The output of the AND gate is labeled EN (enable) and is activated when $E1$ is at a low-level state and $E2$ at a high-level state.




FIGURE 10.3

Standard graphic symbol for a 2-to-4-line decoder (one-half of IC type 74155)

[Description](#)

10.2 QUALIFYING SYMBOLS

The IEEE standard graphic symbols for logic functions provide a list of qualifying symbols to be used in conjunction with the outline. A qualifying symbol is added to the basic outline to designate the overall logic characteristics of the element or the physical characteristics of an input or output. [Table 10.1](#) lists some of the general qualifying symbols specified in the standard. A general qualifying symbol defines the basic function performed by the device represented in the diagram. It is placed near the top center position of the rectangular-shape outline. The general qualifying symbols for the gates, decoder, and adder were shown in previous diagrams. The other symbols are self-explanatory and will be used later in diagrams representing the corresponding digital elements.

Table 10.1 General Qualifying Symbols

Symbol	Description
&	AND gate or function
≥ 1	OR gate or function
1	Buffer gate or inverter
$\neq 1$	Exclusive-OR gate or function
2k	Even function or even parity element

2^{k+1} Odd function or odd parity element

X/Y Coder, decoder, or code converter

MUX Multiplexer

DMUX Demultiplexer

Σ Adder

Π Multiplier

COMP Magnitude comparator

ALU Arithmetic logic unit

SRG Shift register

CTR Counter

RCTR Ripple counter

ROM Read-only memory

RAM Random-access memory

Some of the qualifying symbols associated with inputs and outputs are shown in [Fig. 10.4](#). Symbols associated with inputs are placed on the left

side of the column labeled *symbol*. Symbols associated with outputs are placed on the right side of the column. The active-low input or output symbol is the polarity indicator. As mentioned previously, it is equivalent to the logic negation when positive logic is assumed. The dynamic input is associated with the clock input in flip-flop circuits. It indicates that the input is active on a transition from a low-to-high-level signal. The three-state output has a third high-impedance state, which has no logic significance. When the circuit is enabled, the output is in the normal 0 or 1 logic state, but when the circuit is disabled, the three-state output is in a high-impedance state. This state is equivalent to an open circuit.

















Symbol	Description
	Active-low input or output
	
	Logic negation input or output
	
	Dynamic indicator input
	Three-state output
	Open-collector output
	Output with special amplification
	Enable input
	Data input to a storage element
	Flip-flop inputs
	Shift right
	Shift left
	Countup
	Countdown
	Contents of register equals binary 15

FIGURE 10.4

Qualifying symbols associated with inputs and outputs

[Description](#)

The open-collector output has one state that exhibits a high-impedance condition. An externally connected resistor is sometimes required in order to produce the proper logic level. The diamond-shape symbol may have a bar on top (for high type) or on the bottom (for low type). The high or low type specifies the logic level when the output is not in the high-impedance state. For example, TTL-type integrated circuits have special outputs called open-collector outputs. These outputs are recognized by a diamond-shape symbol with a bar under it. This indicates that the output can be either in a high-impedance state or in a low-level state. When used as part of a distribution function, two or more open-collector NAND gates when connected to a common resistor perform a positive-logic AND function or a negative-logic OR function.

The output with special amplification is used in gates that provide special driving capabilities. Such gates are employed in components such as clock drivers or bus-oriented transmitters. The *EN* symbol designates an enable input. It has the effect of enabling all outputs when it is active. When the input marked with *EN* is inactive, all outputs are disabled. The symbols for flip-flop inputs have the usual meaning. The *D* input is also associated with other storage elements such as memory input.

The symbols for shift right and shift left are arrows pointing to the right or the left, respectively. The symbols for count-up and count-down counters are the plus and minus symbols, respectively. An output designated by CT=15 will be active when the contents of the register reach the binary count of 15. When nonstandard information is shown inside the outline, it is enclosed in square brackets [like this].

10.3 DEPENDENCY NOTATION

The most important aspect of the standard logic symbols is the dependency notation. Dependency notation is used to provide the means of denoting the relationship between different inputs or outputs without actually showing all the elements and interconnections between them. We will first demonstrate the dependency notation with an example of the AND dependency and then define all the other symbols associated with this notation.

The AND dependency is represented with the letter *G* followed by a number. Any input or output in a diagram that is labeled with the number associated with *G* is considered to be ANDed with it. For example, if one input in the diagram has the label *G1* and another input is labeled with the number 1, then the two inputs labeled *G1* and 1 are considered to be ANDed together internally.

An example of AND dependency is shown in [Fig. 10.5](#). In (a), we have a portion of a graphic symbol with two AND dependency labels, *G1* and *G2*. There are two inputs labeled with the number 1 and one input labeled with the number 2. The equivalent interpretation is shown in part (b) of the figure. Input *X* associated with *G1* is considered to be ANDed with inputs *A* and *B*, which are labeled with a 1. Similarly, input *Y* is ANDed with input *C* to conform with the dependency between *G2* and 2.




FIGURE 10.5

Example of G (AND) dependency

[Description](#)

The standard defines 10 other dependencies. Each dependency is denoted by a letter symbol (except *EN*). The letter appears at the input or output and is followed by a number. Each input or output affected by that dependency is labeled with that same number. The 11 dependencies and their corresponding letter designation are as follows:

G Denotes an AND (gate) relationship

V Denotes an OR relationship

N Denotes a negate (exclusive-OR) relationship

EN Specifies an enable action

C Identifies a control dependency

S Specifies a setting action

R Specifies a resetting action

M Identifies a mode dependency

A Identifies an address dependency

Z Indicates an internal interconnection

X Indicates a controlled transmission

The *V* and *N* dependencies are used to denote the Boolean relationships of OR and exclusive-OR similar to the *G* that denotes the Boolean AND. The *EN* dependency is similar to the qualifying symbol *EN* except that a number follows it (e.g., *EN* 2). Only the outputs marked with that number are enabled when the input associated with *EN* is active.

The control dependency *C* is used to identify a clock input in a sequential element and to indicate which input is controlled by it. The set *S* and reset *R* dependencies are used to specify internal logic states of an *SR* flip-flop. The *C*, *S*, and *R* dependencies are explained in [Section 10.5](#) in conjunction with the flip-flop circuit. The mode *M* dependency is used to identify

inputs that select the mode of operation of the unit. The mode dependency is presented in [Section 10.6](#) in conjunction with registers and counters. The address *A* dependency is used to identify the address input of a memory. It is introduced in [Section 10.8](#) in conjunction with the memory unit.

The *Z* dependency is used to indicate interconnections inside the unit. It signifies the existence of internal logic connections between inputs, outputs, internal inputs, and internal outputs, in any combination. The *X* dependency is used to indicate the controlled transmission path in a CMOS transmission gate.

10.4 SYMBOLS FOR COMBINATIONAL ELEMENTS

The examples in this section and the rest of this chapter illustrate the use of the standard in representing various digital components with graphic symbols. The examples demonstrate actual commercial integrated circuits with the pin numbers included in the inputs and outputs. Most of the ICs presented in this chapter are included with the suggested experiments outlined in [Chapter 9](#).

The graphic symbols for the adder and decoder were shown in [Section 10.2](#). IC type 74155 can be connected as a 3×8 decoder, as shown in [Fig. 10.6](#). (The truth table of this decoder is shown in [Fig. 9.7](#).) There are two *C* and two *G* inputs in the IC. Each pair must be connected together as shown in the diagram. The enable input is active when in the low-level state. The outputs are all active low. The inputs are assigned binary weights 1, 2, and 4, equivalent to 2⁰, 2¹, and 2², respectively. The outputs are assigned numbers from 0 to 7. The sum of the weights of the inputs determines the output that is active. Thus, if the two input lines with weights 1 and 4 are activated, the total weight is 1+4=5 and output 5 is activated. Of course, the *EN* input must be activated for any output to be active.




FIGURE 10.6

IC type 74155 connected as a 3×8 decoder

[Description](#)

The decoder is a special case of a more general component referred to as a *coder*. A coder is a device that receives an input binary code on a number of inputs and produces a different binary code on a number of outputs. Instead of using the qualifying symbol *X/Y*, the coder can be specified by the code name. For example, the 3-to-8-line decoder of [Fig. 10.6](#) can be symbolized with the name *BIN/OCT* since the circuit converts a 3-bit binary number into 8 octal values, 0 through 7.

Before showing the graphic symbol for the multiplexer, it is necessary to show a variation of the AND dependency. The AND dependency is sometimes represented by a shorthand notation like G 07. This symbol stands for eight AND dependency symbols from 0 to 7 as follows:

G0, G1, G2, G3, G4, G5, G6, G7

At any given time, only one out of the eight AND gates can be active. The active AND gate is determined from the inputs associated with the G symbol. These inputs are marked with weights equal to the powers of 2. For the eight AND gates just listed, the weights are 0, 1, and 2, corresponding to the numbers 2⁰, 2¹, and 2², respectively. The AND gate that is active at any given time is determined from the sum of the weights of the active inputs. Thus, if inputs 0 and 2 are active, then the AND gate that is active has the number 2⁰+2²=5. This makes G5 active and the other seven AND gates inactive.

The standard graphic symbol for a 8×1 multiplexer is shown in [Fig. 10.7\(a\)](#). The qualifying symbol MUX identifies the device as a multiplexer. The symbols inside the block are part of the standard notation, but the symbols marked outside are user-defined symbols. The function table of the 74151 IC can be found in [Fig. 9.9](#). The AND dependency is marked with G 07 and is associated with the inputs enclosed in brackets. These inputs have weights of 0, 1, and 2. They are actually what we have called the selection inputs. The eight data inputs are marked with numbers from 0 to 7. The net weight of the active inputs associated with the G

symbol specifies the number in the data input that is active. For example, if selection inputs CBA=110, then inputs 1 and 2 associated with G are active. This gives a numerical value for the AND dependency of $22+21=6$, which makes G6 active. Since G6 is ANDed with data input number 6, it makes this input active. Thus, the output will be equal to data input D6 provided that the enable input is active.

[Figure 10.7\(b\)](#) represents the quadruple 2×1 multiplexer IC type 74157 whose function table is listed in [Fig. 9.17](#). The enable and selection inputs are common to all four multiplexers. This is indicated in the standard notation by the indented box at the top of the diagram, which represents a *common control block*. The inputs to a common control block control all lower sections of the diagram. The common enable input *EN* is active when in the low-level state. The AND dependency, G1, determines which input is active in each multiplexer section. When $G1=0$, the A inputs marked with 1— are active. When $G1=1$, the B inputs marked with 1 are active. The active inputs are applied to the corresponding outputs if *EN* is active. Note that the input symbols 1— and 1 are marked in the upper section only instead of repeating them in each section.




FIGURE 10.7

Graphic symbols for multiplexers

[Description](#)

10.5 SYMBOLS FOR FLIP-FLOPS

The standard graphic symbols for different types of flip-flops are shown in [Fig. 10.8](#). A flip-flop is represented by a rectangular-shaped block with inputs on the left and outputs on the right. One output designates the normal state of the flip-flop and the other output with a small-circle negation symbol (or polarity indicator) designates the complement output. The graphic symbols distinguish between three types of flip-flops: the *D* latch, whose internal construction is shown in [Fig. 5.6](#); the master–slave flip-flop, shown in [Fig. 5.9](#); and the edge-triggered flip-flop, introduced in [Fig. 5.10](#). The graphic symbol for the *D* latch or *D* flip-flop has inputs *D* and *C* indicated inside the block. The graphic symbol for the *JK* flip-flop has inputs *J*, *K*, and *C* inside. The notation *C*1, 1*D*, 1*J*, and 1*K* are examples of control dependency. The input in *C*1 controls input 1*D* in a *D* flip-flop and inputs 1*J* and 1*K* in a *JK* flip-flop.




FIGURE 10.8

Standard graphic symbols for flip-flops

[Description](#)

The D latch has no other symbols besides the $1D$ and $C1$ inputs. The edge-triggered flip-flop has an arrowhead-shaped symbol in front of the control dependency $C1$ to designate a dynamic input. The dynamic indicator symbol denotes that the flip-flop responds to the positive-edge transition of

the input clock pulses. A small circle outside the block along the dynamic indicator designates a negative-edge transition for triggering the flip-flop. The master–slave is considered to be a pulse-triggered flip-flop and is indicated as such with an upside-down *L* symbol in front of the outputs. This is to show that the output signal changes on the falling edge of the pulse. Note that the master–slave flip-flop is drawn without the dynamic indicator.

Flip-flops available in integrated-circuit packages provide special inputs for setting and resetting the flip-flop asynchronously. These inputs are usually called direct set and direct reset. They affect the output on the negative level of the signal without the need of a clock. The graphic symbol of a master–slave *JK* flip-flop with direct set and reset is shown in [Fig. 10.9\(a\)](#). The notations *C1*, *1J*, and *1K* represent control dependency, showing that the clock input at *C1* controls inputs *1J* and *1K*. *S* and *R* have no 1 in front of the letters and, therefore, they are not controlled by the clock at *C1*. The *S* and *R* inputs have a small circle along the input lines to indicate that they are active when in the logic-0 level. The function table for the 7476 flip-flop is shown in [Fig. 9.12](#).




FIGURE 10.9

IC flip-flops with direct set and reset

[Description](#)

The graphic symbol for a positive-edge-triggered *D* flip-flop with direct set and reset is shown in [Fig. 10.9\(b\)](#). The positive-edge transition of the

clock at input $C1$ controls input $1D$. The S and R inputs are independent of the clock. This is IC type 7474, whose function table is listed in [Fig. 9.13](#).

10.6 SYMBOLS FOR REGISTERS

The standard graphic symbol for a register is equivalent to the symbol used for a group of flip-flops with a common clock input. [Figure 10.10](#) shows the standard graphic symbol of IC type 74175, consisting of four *D* flip-flops with common clock and clear inputs. The clock input *C1* and the clear input *R* appear in the common control block. The inputs to the common control block are connected to each of the elements in the lower sections of the diagram. The notation *C1* is the control dependency that controls all the *1D* inputs. Thus, each flip-flop is triggered by the common clock input. The dynamic input symbol associated with *C1* indicates that the flip-flops are triggered on the positive edge of the input clock. The common *R* input resets all flip-flops when its input is at a low-level state. The *1D* symbol is placed only once in the upper section instead of repeating it in each section. The complement outputs of the flip-flops in this diagram are marked with the polarity symbol rather than the negation symbol.




FIGURE 10.10

Graphic symbol for IC type 74175 quad flip-flop

Description

The standard graphic symbol for a shift register with parallel load is shown in [Fig. 10.11](#). This is IC type 74195, whose function table can be found in [Fig. 9.16](#). The qualifying symbol for a shift register is *SRG* followed by a number that designates the number of stages. Thus, *SRG4* denotes a four-bit shift register. The common control block has two mode dependencies, *M1* and *M2*, for the shift and load operations, respectively. Note that the IC has a single input labeled *SH/LD* (shift/load), which is split into two lines to show the two modes. *M1* is active when the *SH/LD* input is high and *M2*

is active when the *SH/LD* input is low. *M2* is recognized as active low from the polarity indicator along its input line. Note the convention in this symbology: We must recognize that a single input actually exists in pin 9, but it is split into two parts in order to assign to it the two modes, *M1* and *M2*. The control dependency *C3* is for the clock input. The dynamic symbol along the *C3* input indicates that the flip-flops trigger on the positive edge of the clock. The symbol */1* → following *C3* indicates that the register shifts to the right or in the downward direction when mode *M1* is active.




FIGURE 10.11

Graphic symbol for a shift register with parallel load, IC type 74195

[Description](#)

The four sections below the common control block represent the four flip-flops. Flip-flop QA has three inputs: Two are associated with the serial (shift) operation and one with the parallel (load) operation. The serial input label 1, 3J indicates that the J input of flip-flop QA is active when M1 (shift) is active and C3 goes through a positive clock transition. The other serial input with label 1, 3K has a polarity symbol in its input line corresponding to the complement of input K in a JK flip-flop. The third input of QA and the inputs of the other flip-flops are for the parallel input data. Each input is denoted by the label 2, 3D. The 2 is for M2 (load), and 3 is for the clock C3. If the input in pin number 9 is in the low level, M2 is active, and a positive transition of the clock at C3 causes a parallel transfer from the four inputs, A through D, into the four flip-flops, QA through QD. Note that the parallel input is labeled only in the first and second sections. It is assumed to be in the other two sections below.

[Figure 10.12](#) shows the graphic symbol for the bidirectional shift register with parallel load, IC type 74194. The function table for this IC is listed in [Fig. 9.19](#). The common control block shows an R input for resetting all flip-flops to 0 asynchronously. The mode select has two inputs and the mode dependency M may take binary values from 0 to 3. This is indicated by the symbol M 03, which stands for M0, M1, M2, M3, and is similar to the notation for the G dependency in multiplexers. The symbol associated with the clock is




FIGURE 10.12

Graphic symbol for a bidirectional shift register with parallel load, IC type 74194

[Description](#)

$C4/1 \rightarrow /2 \leftarrow$

$C4$ is the control dependency for the clock. The $/1 \rightarrow$ symbol indicates that the register shifts right (down in this case) when the mode is $M1$ ($S1S0=01$). The $/2 \leftarrow$ symbol indicates that the register shifts left (up in this case) when the mode is $M2$ ($S1S0=10$). The right and left directions are obtained when the page is turned 90 degrees counterclockwise.

The sections below the common control block represent the four flip-flops. The first flip-flop has a serial input for shift right, denoted by 1, 4D (mode $M1$, clock $C4$, input D). The last flip-flop has a serial input for shift left,

denoted by 2, 4D (mode $M2$, clock $C4$, input D). All four flip-flops have a parallel input denoted by the label 3, 4D (mode $M3$, clock $C4$, input D). Thus, $M3$ ($S1S0=11$) is for parallel load. The remaining mode $M0$ ($S1S0=00$) has no effect on the outputs because it is not included in the input labels.

10.7 SYMBOLS FOR COUNTERS

The standard graphic symbol of a binary ripple counter is shown in [Fig. 10.13](#). The qualifying symbol for a ripple counter is *RCTR*. The designation *DIV2* stands for the divide-by-2 circuit that is obtained from the single flip-flop *QA*. The *DIV8* designation is for the divide-by-8 counter obtained from the other three flip-flops. The diagram represents IC type 7493, whose internal circuit diagram is shown in [Fig. 9.2](#). The common control block has an internal AND gate, with inputs *R1* and *R2*. When both of these inputs are equal to 1, the content of the counter goes to zero. This is indicated by the symbol *CT=0*. Since the count input does not go to the clock inputs of all flip-flops, it has no *C1* label and, instead, the symbol *+* is used to indicate a count-up operation. The dynamic symbol next to the *+* together with the polarity symbol along the input line signify that the count is affected with a negative-edge transition of the input signal. The bit grouping from 0 to 2 in the output represents values for the weights to the power of 2. Thus, 0 represents the value of $2^0=1$ and 2 represents the value $2^2=4$.




FIGURE 10.13

Graphic symbol for ripple counter, IC type 7493

Description

The standard graphic symbol for the four-bit counter with parallel load, IC type 74161, is shown in [Fig. 10.14](#). The qualifying symbol for a synchronous counter is *CTR* followed by the symbol *DIV16* (divide by 16), which gives the cycle length of the counter. There is a single load input at pin 9 that is split into the two modes, *M1* and *M2*. *M1* is active when the load input at pin 9 is low and *M2* is active when the load input at pin 9 is high. *M1* is recognized as active low from the polarity indicator along its input line. The count-enable inputs use the *G* dependencies. *G3* is associated with the *T* input and *G4* with the *P* input of the count enable. The label associated with the clock is




FIGURE 10.14

Graphic Symbol for 4-Bit Binary Counter with Parallel Load, IC Type 74161

[Description](#)

C5/2,3,4,+

This means that the circuit counts up (the + symbol) when $M2$, $G3$, and $G4$ are active (load=1, ENT=1, and ENP=1) and the clock in C5 goes through a positive transition. This condition is specified in the function table of the 74161 listed in [Fig. 9.15](#). The parallel inputs have the label 1, 5D, meaning that the D inputs are active when $M1$ is active (load=0) and the clock goes through a positive transition. The output carry is designated by the label

3CT=15

This is interpreted to mean that the output carry is active (equal to 1) if $G3$ is active (ENT=1) and the content (CT) of the counter is 15 (binary 1111). Note that the outputs have an inverted L symbol, indicating that all the flip-flops are of the master–slave type. The polarity symbol in the C5 input designates an inverted pulse for the input clock. This means that the master is triggered on the negative transition of the clock pulse and the slave changes state on the positive transition. Thus, the output changes on the positive transition of the clock pulse. It should be noted that IC type 74LS161 (low-power Schottky version) has positive-edge-triggered flip-flops.

10.8 SYMBOL FOR RAM

The standard graphic symbol for the random-access memory (RAM) 74189 is shown in [Fig. 10.15](#). The numbers 16×4 that follow the qualifying symbol RAM designate the number of words and the number of bits per word. The common control block is shown with four address lines and two control inputs. Each bit of the word is shown in a separate section with an input and output data line. The address dependency A is used to identify the address inputs of the memory. Data inputs and outputs affected by the address are labeled with the letter A . The bit grouping from 0 through 3 provides the binary address that ranges from A_0 through A_{15} . The inverted triangle signifies three-state outputs. The polarity symbol specifies the inversion of the outputs.




FIGURE 10.15

Graphic symbol for 16×4 RAM, IC type 74189

Description

The operation of the memory is specified by means of the dependency notation. The RAM graphic symbol uses four dependencies: *A* (address), *G* (AND), *EN* (enable), and *C* (control). Input *G1* is to be considered ANDed with *1EN* and *1C2* because *G1* has a 1 after the letter *G* and the other two have a 1 in their label. The *EN* dependency is used to identify an enable input that controls the data outputs. The dependency *C2* controls the inputs as indicated by the *2D* label. Thus, for a write operation, we have the *G1* and *1C2* dependency (*CS*=0), the *C2* and *2D* dependency (*WE*=0), and the *A* dependency, which specifies the binary address in the four address inputs. For a read operation, we have the *G1* and *1EN* dependencies (*CS*=0, *WE*=1) and the *A* dependency for the outputs. The interpretation of these dependencies results in the operation of the memory as listed in the function table of the 74189 RAM (see [Web Search Topics](#)).

PROBLEMS

1. 10.1 [Figure 9.1](#) shows various small-scale integration circuits with pin assignment. Using this information, draw the rectangular-shaped graphic symbols for the 7400, 7404, and 7486 ICs.
2. 10.2 Define the following in your own words:
 1. Positive and negative logic.
 2. Polarity indicator.
 3. Dependency notation.
 4. Active high and active low.
 5. Dynamic indicator.
3. 10.3 Show an example of a graphic symbol that has the three Boolean dependencies— G , V , and N . Draw the equivalent interpretation.
4. 10.4 Draw the graphic symbol of a BCD-to-decimal decoder. This is similar to a decoder with 4 inputs and 10 outputs.
5. 10.5 Draw the graphic symbol for a binary-to-octal decoder with three enable inputs, $E1$, $E2$, and $E3$. The circuit is enabled if $E1=1$, $E2=0$, and $E3=0$ (assuming positive logic).
6. 10.6 Draw the graphic symbol of dual 4-to-1-line multiplexers with common selection inputs and a separate enable input for each multiplexer.
7. 10.7 Draw the graphic symbol for the following flip-flops:
 1. Negative-edge-triggered D flip-flop.
 2. Master–slave RS flip-flop.
 3. Positive-edge-triggered T flip-flop.

8. 10.8 Explain the function of the common control block when used with the standard graphic symbols.
9. 10.9 Draw the graphic symbol of a four-bit register with parallel load using the label *M1* for the load input and *C2* for the clock.
10. 10.10 Explain all the symbols used in the standard graphic diagram of [Fig. 10.12](#).
11. 10.11 Draw the graphic symbol of an up–down synchronous binary counter with mode input (for up or down) and count-enable input with *G* dependency. Show the output carries for the up count and the down count.
12. 10.12 Draw the graphic symbol of a 256×1 RAM. Include the symbol for three-state outputs.

REFERENCES

- 1. *IEEE Standard Graphic Symbols for Logic Functions* (ANSI/IEEE Std. 91-1984). 1984. New York: Institute of Electrical and Electronics Engineers.
- 2. Kampel, I. 1985. *A Practical Introduction to the New Logic Symbols*. Boston, MA: Butterworth.
- 3. Mann, F. A. 1984. *Explanation of New Logic Symbols*. Dallas, TX: Texas Instruments.
- 4. *The TTL Data Book*, Volume 1. 1985. Dallas, TX: Texas Instruments.

WEB SEARCH TOPICS

- Bidirectional shift register
- Three-state inverter
- Three-state buffer
- Universal shift register
- 7483 adder
- 74151 multiplexer
- 74155 decoder
- 74157 multiplexer
- 7476 flip-flop
- 7474 flip-flop
- 74161 flip-flop
- 74194 shift register
- 74175 quad flip-flops
- 74195 shift register
- 74LS161 flip-flop
- 74161 counter
- 74LS161 flip-flop
- 74189 RAM
- BCD-to-decimal decoder

- Random-access memory

Appendix Semiconductors and CMOS Integrated Circuits

Semiconductors are formed by doping a thin slice of a pure silicon crystal with a small amount of a dopant that fits relatively easily into the crystalline structure of the silicon. Dopants are differentiated on the basis of whether they have either three valence electrons or five valence electrons. A silicon crystalline structure is such that each silicon atom shares its four valence electrons with its four nearest neighbors, thereby completing its valence structure. The atoms of a dopant with five valence electrons, referred to as a *n*-type dopant, fit in the physical structure of the crystal, but their fifth electrons are held only loosely by their parent atoms in the bonded structure. Consequently, an applied electric field can cause such electrons to flow as a current. On the other hand, a dopant atom with only three valence electrons, a *p*-type dopant, has a vacant valence site. Under the influence of an applied electric field, an electron from a neighboring silicon atom in the bonded structure can jump from its host and fill a vacant dopant site, leaving behind a vacancy at its host. This migration, visualized as a leapfrogging of electrons from hole to hole, establishes a current.

Current is due to the movement of electrons, which are negative charge carriers. Current is measured, however, in the opposite direction of flow, by convention—since the days of Benjamin Franklin. (Think of current as being the motion of an equivalent positive charge moving in the opposite direction of an electron, whose charge is negative). Holes move in the direction of current, although the underlying physical movement of electrons is in the opposite direction. Thermal agitation causes both types of charge carriers to be present in a semiconductor. If the majority carrier is a hole, the device is said to be a *p*-type device; if the majority carrier is an electron, the device is said to be an *n*-type device. Bipolar transistors rely on both types of carriers. Metal-oxide silicon semiconductors rely on a majority carrier, either an electron or a hole, but not both. The type and relative amount of dopant determine the type of a semiconductor material.

The basic structure of a metal-oxide semiconductor (MOS) transistor is shown in [Fig. A.1](#). The *p*-channel MOS transistor consists of a lightly

doped substrate of *n*-type silicon material. Two regions are heavily doped with *p*-type impurities by a diffusion process to form the *source* and *drain*. The source terminal supplies charge carriers to an external circuit; the drain terminal removes charge carriers from the circuit. The region between the two *p*-type sections serves as the *channel*. In its simplest form, the gate is a metal plate separated from the channel by an insulated dielectric of silicon dioxide. A negative voltage (with respect to the substrate) at the gate terminal causes an induced electric field in the channel that attracts *p*-type carriers (holes) from the substrate. As the magnitude of the negative voltage increases, the region below the gate accumulates more positive carriers, the conductivity increases, and current can flow from source to drain, provided that a voltage difference is maintained between these two terminals.




FIGURE A.1

Basic structure of MOS transistor

[Description](#)

There are four basic types of MOS structures. The channel can be *p* or *n* type, depending on whether the majority carriers are holes or electrons. The mode of operation can be enhancement or depletion, depending on the state of the channel region at zero gate voltage. If the channel is initially doped lightly with *p*-type impurity (in which case it is called a *diffused channel*), a conducting channel exists at zero gate voltage and the device is said to operate in the *depletion* mode. In this mode, current flows unless the channel is depleted by an applied gate field. If the region beneath the gate is left initially uncharged, a channel must be induced by the gate field

before current can flow. Thus, the channel current is enhanced by the gate voltage, and such a device is said to operate in the *enhancement* mode.

The source is the terminal through which the majority carriers enter the device. If the majority carrier is a hole (*p*-type channel), the source terminal supplies current to the circuit; if the majority carrier is an electron (*n*-type channel), the source removes current from the circuit. The drain is the terminal through which the majority carriers leave the device. In a *p*-channel MOS, the source terminal is connected to the substrate and a negative voltage is applied to the drain terminal. When the gate voltage is above a threshold voltage V_T (about -2 V), no current flows in the channel and the drain-to-source path is like an open circuit. When the gate voltage is sufficiently negative below V_T , a channel is formed and *p*-type carriers flow from source to drain. *p*-type carriers are positive and correspond to a positive current flow from source to drain.

In the *n*-channel MOS, the source terminal is connected to the substrate and a positive voltage is applied to the drain terminal. When the gate voltage is below the threshold voltage V_T (about 2 V), no current flows in the channel. When the gate voltage is sufficiently positive above V_T to form the channel, *n*-type carriers flow from source to drain. *n*-type carriers are negative and correspond to a positive current flow from drain to source. The threshold voltage may vary from 1 to 4 V, depending on the particular process used.

The graphic symbols for the MOS transistors are shown in [Fig. A.2](#). The symbol for the enhancement type is the one with the broken-line connection between source and drain. In this symbol, the substrate can be identified and is shown connected to the source. An alternative symbol omits the substrate, and instead an arrow is placed in the source terminal to show the direction of *positive* current flow (from source to drain in the *p*-channel MOS and from drain to source in the *n*-channel MOS).




FIGURE A.2

Symbols for MOS transistors

[Description](#)

Because of the symmetrical construction of source and drain, the MOS transistor can be operated as a bilateral device. Although normally operated so that carriers flow from source to drain, there are circumstances when it is convenient to allow carriers to flow from drain to source.

One advantage of the MOS device is that it can be used not only as a transistor, but as a resistor as well. A resistor is obtained from the MOS by permanently biasing the gate terminal for conduction. The ratio of the source–drain voltage to the channel current then determines the value of the resistance. Different resistor values may be constructed during manufacturing by fixing the channel length and width of the MOS device.

Three logic circuits using MOS devices are shown in [Fig. A.3](#). For an *n*-channel MOS, the supply voltage V_{DD} is positive (about 5 V), to allow positive current flow from drain to source. The two voltage levels are a function of the threshold voltage V_T . The low level is anywhere from zero to V_T , and the high level ranges from V_T to V_{DD} . The *n*-channel gates usually employ positive logic. The *p*-channel MOS circuits use a negative voltage for V_{DD} , to allow positive current flow from source to drain. The two voltage levels are both negative above and below the negative threshold voltage V_T . *p*-channel gates usually employ negative logic.




FIGURE A.3

n-channel MOS logic circuits

Description

The inverter circuit shown in [Fig. A.3\(a\)](#) uses two MOS devices. $Q1$ acts as the load resistor and $Q2$ as the active device. The load-resistor MOS has its gate connected to V_{DD} , thus maintaining it in the conduction state. When the input voltage is low (below V_T), $Q2$ turns off. Since $Q1$ is always on, the output voltage is about V_{DD} . When the input voltage is high (above V_T), $Q2$ turns on. Current flows from V_{DD} through the load resistor $Q1$ and into $Q2$. The geometry of the two MOS devices must be such that the resistance of $Q2$, when conducting, is much less than the resistance of $Q1$ to maintain the output Y at a voltage below V_T .

The NAND gate shown in [Fig. A.3\(b\)](#) uses transistors in series. Inputs A and B must both be high for all transistors to conduct and cause the output to go low. If either input is low, the corresponding transistor is turned off

and the output is high. Again, the series resistance formed by the two active MOS devices must be much less than the resistance of the load-resistor MOS. The NOR gate shown in [Fig. A.3\(c\)](#) uses transistors in parallel. If either input is high, the corresponding transistor conducts and the output is low. If all inputs are low, all active transistors are off and the output is high.

A.1 COMPLEMENTARY MOS

Complementary MOS (CMOS) circuits take advantage of the fact that both *n*-channel and *p*-channel devices can be fabricated on the same substrate. CMOS circuits consist of both types of MOS devices, interconnected to form logic functions. The basic circuit is the inverter, which consists of one *p*-channel transistor and one *n*-channel transistor, as shown in [Fig. A.4\(a\)](#). The source terminal of the *p*-channel device is at VDD, and the source terminal of the *n*-channel device is at ground. The value of VDD may be anywhere from +3 to +18 V. The two voltage levels are 0 V for the low level and VDD for the high level (typically, 5 V).





FIGURE A.4

CMOS logic circuits

[Description](#)

To understand the operation of the inverter, we must review the behavior of the MOS transistor from the previous section:

1. The n -channel MOS conducts when its gate-to-source voltage is positive.
2. The p -channel MOS conducts when its gate-to-source voltage is negative.
3. Either type of device is turned off if its gate-to-source voltage is zero.

Now consider the operation of the inverter. When the input is low, both gates are at zero potential. The input is at $-V_{DD}$ relative to the source of the p -channel device and at 0 V relative to the source of the n -channel device. The result is that the p -channel device is turned on and the n -channel device is turned off. Under these conditions, there is a low-impedance path from V_{DD} to the output and a very high impedance path from output to ground. Therefore, the output voltage approaches the high level V_{DD} under normal loading conditions. When the input is high, both gates are at V_{DD} and the situation is reversed: The p -channel device is off and the n -channel device is on. The result is that the output approaches the low level of 0 V.

Two other CMOS basic gates are shown in [Fig. A.4](#). A two-input NAND gate consists of two p -type units in parallel and two n -type units in series, as shown in [Fig. A.4\(b\)](#). If all inputs are high, both p -channel transistors turn off and both n -channel transistors turn on. The output has a low impedance to ground and produces a low state. If any input is low, the associated n -channel transistor is turned off and the associated p -channel transistor is turned on. The output is coupled to V_{DD} and goes to the high state. Multiple-input NAND gates may be formed by placing equal numbers of p -type and n -type transistors in parallel and series,

respectively, in an arrangement similar to that shown in [Fig. A.4\(b\)](#).

A two-input NOR gate consists of two n -type units in parallel and two p -type units in series, as shown in [Fig. A.4\(c\)](#). When all inputs are low, both p -channel units are on and both n -channel units are off. The output is coupled to V_{DD} and goes to the high state. If any input is high, the associated p -channel transistor is turned off and the associated n -channel transistor turns on, connecting the output to ground and causing a low-level output.

MOS transistors can be considered to be electronic switches that either conduct or are open. As an example, the CMOS inverter can be visualized as consisting of two switches as shown in [Fig. A.5\(a\)](#). Applying a low voltage to the input causes the upper switch (p) to close, supplying a high voltage to the output. Applying a high voltage to the input causes the lower switch (n) to close, connecting the output to ground. Thus, the output V_{out} is the complement of the input V_{in} . Commercial applications often use other graphic symbols for MOS transistors to emphasize the logical behavior of the switches. The arrows showing the direction of current flow are omitted. Instead, the gate input of the p -channel transistor is drawn with an inversion bubble on the gate terminal to show that it is enabled with a low voltage. The inverter circuit is redrawn with these symbols in [Fig. A.5\(b\)](#). A logic 0 in the input causes the upper transistor to conduct, making the output logic 1. A logic 1 in the input enables the lower transistor, making the output logic 0.




FIGURE A.5

CMOS inverter

[Description](#)

CMOS Characteristics

When a CMOS logic circuit is in a static state, its power dissipation is very low. This is because at least one transistor is always off in the path between the power supply and ground when the state of the circuit is not changing. As a result, a typical CMOS gate has static power dissipation on the order of 0.01 mW. However, when the circuit is changing state at the rate of 1 MHz, the power dissipation increases to about 1 mW, and at 10 MHz it is about 5 mW.

CMOS logic is usually specified for a single power-supply operation over a voltage range from 3 to 18 V with a typical VDD value of 5 V. Operating CMOS at a larger power-supply voltage reduces the propagation delay time and improves the noise margin, but the power dissipation is increased. The propagation delay time with VDD=5 V ranges from 5 to 20 ns, depending on the type of CMOS used. The noise margin is usually about 40% of the power supply voltage. The fan-out of CMOS gates is about 30 when they are operated at a frequency of 1 MHz. The fan-out decreases with an increase in the frequency of operation of the gates.

There are several series of the CMOS digital logic family. The 74C series are pin and function compatible with TTL devices having the same number. For example, CMOS IC type 74C04 has six inverters with the same pin configuration as TTL type 7404. The high-speed CMOS 74HC series is an improvement over the 74C series, with a tenfold increase in switching speed. The 74HCT series is electrically compatible with TTL ICs. This means that circuits in this series can be connected to inputs and outputs of TTL ICs without the need of additional interfacing circuits. Newer versions of CMOS are the high-speed series 74VHC and its TTL-compatible version 74VHCT.

The CMOS fabrication process is simpler than that of TTL and provides a

greater packing density. Thus, more circuits can be placed on a given area of silicon at a reduced cost per function. This property, together with the low power dissipation of CMOS circuits, good noise immunity, and reasonable propagation delay, makes CMOS the most popular standard as a digital logic family.

A.2 CMOS TRANSMISSION GATE CIRCUITS

A special CMOS circuit that is not available in the other digital logic families is the *transmission gate*. The transmission gate is essentially an electronic switch that is controlled by an input logic level. It is used to simplify the construction of various digital components when fabricated with CMOS technology.

[Figure A.6\(a\)](#) shows the basic circuit of the transmission gate. Whereas a CMOS inverter consists of a *p*-channel transistor connected in series with an *n*-channel transistor, a transmission gate is formed by one *n*-channel and one *p*-channel MOS transistor connected in parallel.

The *n*-channel substrate is connected to ground and the *p*-channel substrate is connected to VDD. When the *N* gate is at VDD and the *P* gate is at ground, both transistors conduct and there is a closed path between input *X* and output *Y*. When the *N* gate is at ground and the *P* gate is at VDD, both transistors are off and there is an open circuit between *X* and *Y*. [Figure A.6\(b\)](#) shows the block diagram of the transmission gate. Note that the terminal of the *p*-channel gate is marked with the negation symbol. [Figure A.6\(c\)](#) demonstrates the behavior of the switch in terms of positive-logic assignment with VDD equivalent to logic 1 and ground equivalent to logic 0.




FIGURE A.6

Transmission gate (TG)

[Description](#)

The transmission gate is usually connected to an inverter, as shown in [Fig. A.7](#). This type of arrangement is referred to as a *bilateral switch*. The control input C is connected directly to the n -channel gate and its inverse to the p -channel gate. When $C=1$, the switch is closed, producing a path between X and Y . When $C=0$, the switch is open, disconnecting the path between X and Y .




FIGURE A.7

Bilateral switch

Various circuits can be constructed that use the transmission gate. To demonstrate its usefulness as a component in the CMOS family, we will show three examples.

The exclusive-OR gate can be constructed with two transmission gates and two inverters, as shown in [Fig. A.8](#). Input A controls the paths in the transmission gates and input B is connected to output Y through the gates. When input A is equal to 0, transmission gate $TG1$ is closed and output Y is equal to input B . When input A is equal to 1, $TG2$ is closed and output Y is equal to the complement of input B . This results in the exclusive-OR truth table, as indicated in [Fig. A.8](#).




FIGURE A.8

Exclusive-OR constructed with transmission gates

Description

Another circuit that can be constructed with transmission gates is the multiplexer. A four-to-one-line multiplexer implemented with transmission gates is shown in [Fig. A.9](#). The *TG* circuit provides a transmission path between its horizontal input and output lines when the two vertical control inputs have the value of 1 in the uncircled terminal and 0 in the circled terminal. With an opposite polarity in the control inputs, the path disconnects and the circuit behaves like an open switch. The two selection inputs, *S1* and *S0*, control the transmission path in the *TG* circuits. Inside each box is marked the condition for the transmission gate switch to be closed. Thus, if *S0*=0 and *S1*=0, there is a closed path from input *I0* to output *Y* through the two *TGs* marked with *S0*=0 and *S1*=0. The other three inputs are disconnected from the output by one of the other *TG* circuits.




FIGURE A.9

Multiplexer with transmission gates

[Description](#)




FIGURE A.10

Gated *D* latch with transmission gates

[Description](#)

The level-sensitive *D* flip-flop commonly referred to as the gated *D* latch can be constructed with transmission gates, as shown in [Fig. A.10](#). The *C* input controls two transmission gates *TG*. When *C*=1, the *TG* connected to input *D* has a closed path and the one connected to output *Q* has an open path. This configuration produces an equivalent circuit from input *D* through two inverters to output *Q*. Thus, the output follows the data input as long as *C* remains active. When *C* switches to 0, the first *TG* disconnects input *D* from the circuit and the second *TG* produces a closed path between the two inverters at the output. Thus, the value that was present at input *D* at the time that *C* went from 1 to 0 is retained at the *Q* output.

A master–slave *D* flip-flop can be constructed with two circuits of the type shown in [Fig. A.10](#). The first circuit is the master and the second is the slave. Thus, a master–slave *D* flip-flop can be constructed with four transmission gates and six inverters.

A.3 SWITCH-LEVEL MODELING WITH HDL

CMOS is the dominant digital logic family used with integrated circuits. By definition, CMOS is a complementary connection of an NMOS and a PMOS transistor. MOS transistors can be considered to be electronic switches that either conduct or are open. By specifying the connections among MOS switches, the designer can describe a digital circuit constructed with CMOS. This type of description is called *switch-level modeling* in Verilog HDL.

The two types of MOS switches are specified in Verilog HDL with the keywords **nmos** and **pmos**. They are instantiated by specifying the three terminals of the transistor, as shown in [Fig. A.2](#):

```
nmos (drain, source, gate);  
pmos (drain, source, gate);
```

Switches are considered to be primitives, so the use of an instance name is optional.

The connections to a power source (VDD) and to ground must be specified when MOS circuits are designed. Power and ground are defined with the keywords **supply1** and **supply0**. They are specified, for example, with the following statements:

```
supply1 PWR;  
supply0 GRD;
```

Sources of type **supply1** are equivalent to VDD and have a value of logic 1. Sources of type **supply0** are equivalent to ground connection and have a value of logic 0.

The description of the CMOS inverter of [Fig. A.4\(a\)](#) is shown in [HDL Example A.1](#). The input, the output, and the two supply sources are declared first. The module instantiates a PMOS and an NMOS transistor. The output *Y* is common to both transistors at their drain terminals. The input is also common to both transistors at their gate terminals. The source

terminal of the PMOS transistor is connected to PWR and the source terminal of the NMOS transistor is connected to GRD.

HDL Example A.1

```
// CMOS inverter of Fig. A.4\(a\)
module inverter (Y, A);
    input A;
    output Y;
    supply1 PWR;
    supply0 GRD;
    pmos (Y, PWR, A);           // (Drain, source, gate)
    nmos (Y, GRD, A);           // (Drain, source, gate)
endmodule
```

The second module, set forth in [HDL Example A.2](#), describes the two-input CMOS NAND circuit of [Fig. A.4\(b\)](#). There are two PMOS transistors connected in parallel, with their source terminals connected to PWR. There are also two NMOS transistors connected in series and with a common terminal W1. The drain of the first NMOS is connected to the output, and the source of the second NMOS is connected to GRD.

HDL Example A.2

```
// CMOS two-input NAND of Fig. A.4\(b\)
module NAND2 (Y, A, B);
    input A, B;
    output Y;
    supply1 PWR;
    supply0 GRD;
    wire W1;           // terminal between two nmos
    pmos (Y, PWR, A);   // source connected to Vdd
    pmos (Y, PWR, B);   // parallel connection
    nmos (Y, W1, A);     // serial connection
    nmos (W1, GRD, B);   // source connected to ground
endmodule
```

Transmission Gate

The transmission gate is instantiated in Verilog HDL with the keyword

cmos. It has an output, an input, and two control signals, as shown in [Fig. A.6](#). It is referred to as a **cmos** switch. The relevant code is as follows:

```
cmos (output, input, ncontrol, pcontrol); // general descripti
cmos (Y, X, N, P); // transmission gate of Fig. A.6\(b\)
```

Normally, ncontrol and pcontrol are the complement of each other. The **cmos** switch does not need power sources, since VDD and ground are connected to the substrates of the MOS transistors. Transmission gates are useful for building multiplexers and flip-flops with CMOS circuits.

[HDL Example A.3](#) describes a circuit with **cmos** switches. The exclusive-OR circuit of [Fig. A.8](#) has two transmission gates and two inverters. The two inverters are instantiated within the module describing a CMOS inverter. The two **cmos** switches are instantiated without an instance name, since they are primitives in the language. A test module is included to test the circuit's operation. Applying all possible combinations of the two inputs, the result of the simulator verifies the operation of the exclusive-OR circuit. The output of the simulation is as follows:

```
A=0  B=0  Y=0 A=0  B=1  Y=1 A=1  B=0  Y=1 A=1  B=1  Y=0
```

HDL Example A.3

```
//CMOS_XOR with CMOS switches, Fig. A.8
module CMOS_XOR (A, B, Y);
    input A, B;
    output Y;
    wire A_b, B_b;
    // instantiate inverter
    inverter v1 (A_b, A);
    inverter v2 (B_b, B);
    // instantiate cmos switch
    cmos (Y, B, A_b, A); // (output, input, ncontrol, pcc
    cmos (Y, B_b, A, A_b);
endmodule
    // CMOS inverter Fig. A.4\(a\)
module inverter (Y, A);
    input A;
    output Y;
    supply1 PWR;
    supply0 GND;
    pmos (Y, PWR, A); // (Drain, source, gate)
    nmos (Y, GND, A); // (Drain, source, gate)
```

```

endmodule
// Stimulus to test CMOS_XOR
module test_CMOS_XOR;
    reg A,B;
    wire Y;
    //Instantiate CMOS_XOR
    CMOS_XOR X1 (A, B, Y);
    // Apply truth table
    initial
        begin
            A = 1'b0; B = 1'b0;
            #5 A = 1'b0; B = 1'b1;
            #5 A = 1'b1; B = 1'b0;
            #5 A = 1'b1; B = 1'b1;
        end
    // Display results
    initial
        $monitor ("A=%b B= %b Y =%b", A, B, Y);
endmodule

```

WEB SEARCH TOPICS

- Conductor
- Semiconductor
- Insulator
- Electrical properties of materials
- Valence electron
- Diode
- Transistor
- CMOS process
- CMOS logic gate
- CMOS inverter

Answers to Selected Problems

CHAPTER 1

1. [1.2](#) (a) 32,768 (b) 67,108,864 (c) 6,871,947,674
2. [1.3](#) (a) $(4310)_5=580$ (b) $(198)_{12}=260$
3. [1.5](#) (a) 6 (b) 14 (c) 11
4. [1.6](#) 8
5. [1.7](#) $64_{CD16}=0110_0100_1100_1101_2=110_010_011_001_101_2=(62315)_8$
6. [1.9](#) 22.3125 (Answer for (a), (b), and (c))
7. [1.12](#) (a) Sum: 10000; Product: 110111 (b) Sum: 62; Product: 958
8. [1.19](#) (a) 010087 (b) 008485 (c) 991515 (d) 989913
9. [1.24](#) (a)

6 3 1 1 Decimal

0 0 0 0 0

0 0 0 1 1

0 0 1 1 2

0 1 0 0 3

0 1 1 0 4 (or 0101)

0 1 1 1 5

1 0 0 0 6

1 0 1 0 7 (or 1001)

1 0 1 1 8

1 1 0 0 9

10. [1.29](#) Steve Jobs
11. [1.31](#) $62 + 32 = 94$ printing characters; 34 special characters
12. [1.32](#) Complement bit 6 from the right
13. [1.33](#) **(a)** 897 **(b)** 564 **(c)** 897 **(d)** 2,199

CHAPTER 2

1. [2.2](#) (a) x (b) x (c) y (d) 0
2. [2.3](#) (a) y (b) $z(x+y)$ (c) $x'y'$ (d) $x(w+y)$ (e) 0
3. [2.4](#) (a) $xy+z'$ (b) $B+C+D$ (c) B (d) $A'(B+C'D)$
4. [2.9](#) (a) $xy+x'y'$
5. [2.11](#) (a) $F(x, y, z)=\Sigma(1, 4, 5, 6, 7)$
6. [2.12](#) (a) 10100000 (c) 00011101 (d) 01001110
7. [2.14](#) (b) $(x'+y')'+(x+y)'+(y+z)'$
8. [2.15](#) $T1=A'(B'+C')$
 $T2=A+BC=T1'$
9. [2.17](#) (a) $\Sigma(3, 5, 6, 7, 11, 13, 14, 15)=\Pi(0, 1, 2, 4, 8, 9, 12)$
10. [2.18](#) (c) $F=y'z+y(w+x)$
11. [2.19](#) $\Sigma(1, 3, 5, 7, 9, 11, 13, 15)=\Pi(0, 2, 4, 6, 8, 10, 12, 14)$
12. [2.22](#) (a) $ux+xw=(u+w)x$ (b) $x'+y+z'$

CHAPTER 3

1. [3.1](#) (a) $xy' + x'z'$ (b) $xy' + z'$ (c) $x' + y'z$ (d) $x'y + x'z + yz$
2. [3.2](#) (a) $x'y' + xz$ (b) $y + x'z$
3. [3.3](#) (a) $xy + x'z'$ (b) $x' + yz$ (c) $z' + x'y$
4. [3.4](#) (a) y (b) $BCD + A'BD'$ (c) $ABD + ABC + CD$
(d) $wx + w'x'y$
5. [3.5](#) (a) $xz' + w'y'z + wxy$ (b) $A'C + ABC' + ABD'$ (d) $BD + B'D$
' + $A'B$ or $BD + B'D' + A'D'$
6. [3.6](#) (a) $B'D' + A'BD + ABC'$ (b) $xy' + x'z + wx'y$
7. [3.7](#) (a) $x'y + z$ (c) $AC + B'D' + A'BD + B'C$ (or CD)
8. [3.8](#)
(a) $F(x, y, z) = \Sigma(3, 5, 6, 7)$ (b) $F(A, B, C, D) = \Sigma(1, 3, 5, 9, 12, 13, 14, 15)$
9. [3.9](#) (a) Essential: xz and $x'z'$; Nonessential: $w'x$ and $w'z'$
(b) $F = B'D' + AC + A'BD + (CD \text{ or } B'C)$
10. [3.10](#) (c) $F = BC' + AC + A'B'D$
Essential: BC', AC
Nonessential: $AB, A'B'D, B'CD, A'C'D$
11. [3.11](#) $F = A'B'D' + AD'E + B'C'D'$
12. [3.12](#) (a)
 $F = \Pi(1, 3, 5, 7, 13, 15)$
 $F = (A' + B' + C' + D)(A' + B' + C + D)(A' + B + C' + D)(A' + B + C + D)(A + B + C' + D)(A + B + C + D)$

$$F' = ABCD' + ABC'D' + AB'CD' + AB'C'D' + A'B'CD' + A''B'C'D' \\ = \Sigma(0, 2, 8, 10, 12, 14)$$

AB \ BC		C			
		00	01	11	10
A	0	m_0 0	m_1	m_3	m_2 0
	01	m_4	m_5	m_7	m_6
	11	m_{12} 0	m_{13}	m_{15}	m_{14} 0
	10	m_8 0	m_9	m_{11}	m_{10} 0

D

B

$$F' = AD' + B'D' = (A + B')D'$$

$$F = A'B + D$$

13. [3.13](#) (a) $F = xy + z' = (x + z')(y + z')$

14. [3.15](#) (b) $F = B'D' + CD' + ABC'D = \Sigma(0, 2, 6, 8, 10, 13, 14)$

15. [3.17](#) $F' = AC' + BC' + BD$

16. [3.19](#) (a) $F = (w + z')(x' + z')(w' + x' + y')$

17. [3.30](#) $F = (A \oplus B)(C \oplus D)$

18. [3.35](#)

- Line 1: Dash not allowed, use underscore: Exmpl_3.

Terminate line with semicolon (;).

- Line 2: **inputs** should be **input** (no s at the end).

Change last comma (,) to semicolon (;). Output is declared but

does not appear in the port list, and should be followed by a comma if it is intended to be in the list of inputs. If *Output* is a misspelling of **output** and is to declare output ports, C should be followed by a semicolon (;) and *F* should be followed by a semicolon (;).

- Line 3: *B* cannot be declared as input (Line 2) and output (Line 3). Terminate the line with a semicolon (;).
- Line 4: *A* cannot be an output of the primitive if it is an input to the module.
- Line 5: Too many entries for the not gate (only two allowed).
- Line 6: OR must be in lowercase: change to “or”.
- Line 7: **endmodule** is misspelled. Remove semicolon (no semicolon after endmodule).

CHAPTER 4

1. [4.1](#) (a) $F1 = A + B'C + BD' + B'D$

$$F2 = A'B + D$$

2. [4.2](#) $F = ABC + A'D$

$$G = ABC + A'D'$$

3. [4.3](#) (b) 1024 rows and 4 columns

4. [4.4](#) (a) $F = x'y' + x'z'$

5. [4.6](#) (a) $F = xy + xz + yz$

6. [4.7](#) (a) $w = A \quad x = A \oplus B \quad y = x \oplus C \quad z = y \oplus D$

7. [4.8](#) (a) The 8-4-2-1 code ([Table 1.5](#)) and the BCD code ([Table 1.4](#)) are identical for digits 0–9.

8. [4.10](#) Inputs: A, B, C, D ; Outputs: w, x, y, z

$$z = D$$

$$y = C \oplus D$$

$$x = B \oplus (C + D)$$

$$w = A \oplus (B + C + D)$$

9. [4.12](#) (b) $\text{Diff} = x \oplus y \oplus \text{Bin}$

$$\text{Bout} = x'y + x'\text{Bin} + y\text{Bin}$$

10. [4.13](#)

$$\text{Sum } C \ V$$

(a) 1101 0 1

(b) 0001 1 1

(c) 0100 1 0

(d) 1011 0 1

(e) 1111 0 0

11. [4.14](#) 30 ns

12. [4.18](#) $w = A'B'C'$

$$x = B \oplus C$$

$$y = C$$

$$z = D'$$

13. [4.22](#) $w = AB + ACD$

$$x = B'C' + B'D' + BCD$$

$$y = C'D + CD'$$

$$z = D'$$

14. [4.28](#) **(a)** $F1 = \Sigma(0, 5, 7)$

$$F2 = \Sigma(2, 3, 4)$$

$$F3 = \Sigma(1, 6, 7)$$

15. [4.29](#) $x = D_0'D_1'$

$$y = D_0'D_1 + D_0'D_2'$$

16. [4.34](#) (a) $F(A, B, C, D) = \Sigma(1, 6, 7, 9, 10, 11, 12)$

17. [4.35](#) (a) When $AB=00$, $F=D$

When $AB=01$, $F=(C+D)'$

When $AB=10$, $F=CD$

When $AB=11$, $F=1$

18. [4.39](#) (a)

```
// Verilog 1995
module Compare (A, B, Y);
  input  [3: 0]  A, B;      // 4-bit data inputs.
  output [5: 0]  Y;         // 6-bit comparator output.
  reg      [5: 0] Y;        // EQ, NE, GT, LT, GE, LE

  always @ (A or B)
    if (A==B)      Y = 6'b10_0011;    // EQ, GE, LE
    else if (A < B) Y = 6'b01_0101;    // NE, LT, LE
    else           Y = 6'b01_1010;    // NE, GT, GE
endmodule

// Verilog 2001, 2005
module Compare (input  [3: 0] A, B, output reg [5:0]
  always @ (A, B)
    if (A==B)      Y = 6'b10_0011;    // EQ, GE, LE
    else if (A < B) Y = 6'b01_0101;    // NE, LT, LE
    else           Y = 6'b01_1010;    // NE, GT, GE
endmodule

// VHDL
entity Compare is
  port (A, B: in  Std_Logic_vector 3  downto 0; Y:out  St
end Compare;

architecture Behavioral of Compare is
begin
process (A, B) begin
  if A = B then Y <= '10_0011';    // EQ, GE, LE
  elsif A < B then Y <= '01_0101'; // NE, LT, LE
  else Y <= '01_1010; end if;    // NE, GT, GE
end Behavioral;
```

19. [4.42](#) (c)

```

module Xs3_Behavior_95 (A, B, C, D, w, x, y, z);
  input A, B, C, D;
  output w, x, y, z;
  reg w, x, y, z;

  always @ (A or B or C or D) begin {w, x, y, z} = {

module Xs3_Behavior_2001 (input A, B, C, D, output reg
  always @ (A, B, C, D) begin {w, x, y, z} = {A, B, C, D}
endmodule

entity Xs3_Behavior_vhdl is
  port (A, B, C, D: in std_logic; w, x, y, z: out std_logic)
end Xs3_Behavior_vhdl;

architecture Behavioral of Xs3_Behavior_vhdl is
begin
  w & x & y & z <= A & B & C & D + '0011';
end Behavioral;

```

20. [4.50](#) (a) 8-4-2-1 to BCD code converter

// See [Problem 4.8](#) and [Table 1.5](#).

```

module Prob_4_50a (output reg [3: 0] Code_BCD, input [3: 0] Code_84_m2_m1)
  always @ (Code_84_m2_m1)
    case (Code_84_m2_m1)
      4'b0000: Code_BCD = 4'b0000; // 0
      4'b0111: Code_BCD = 4'b0001; // 1
      4'b0110: Code_BCD = 4'b0010; // 2
      4'b0101: Code_BCD = 4'b0011; // 3
      4'b0100: Code_BCD = 4'b0100; // 4
      4'b1011: Code_BCD = 4'b0101; // 5
      4'b1010: Code_BCD = 4'b0110; // 6
      4'b1001: Code_BCD = 4'b0111; // 7
      4'b1000: Code_BCD = 4'b1000; // 8
      4'b1111: Code_BCD = 4'b1001; // 9

      4'b0001: Code_BCD = 4'b1010; // 10
      4'b0010: Code_BCD = 4'b1011; // 11
      4'b0011: Code_BCD = 4'b1100; // 12
      4'b1100: Code_BCD = 4'b1101; // 13
      4'b1101: Code_BCD = 4'b1110; // 14
      4'b1110: Code_BCD = 4'b1111; // 15
    endcase
endmodule

entity Prob_4_50a_vhdl is
  port (code_BCD: out std_logic_vector (3 downto 0); Code_84_m2_m1: in std_logic_vector (3 downto 0))
end Prob_4_50a_vhdl;

architecture Behavioral of Prob_4_50a_vhdl is

```

```

begin
process (Code_84_m2_m1)
    case (Code_84_m2_m1) is
        when '0000' => Code_BCD <= '0001';
        when '0110' => Code_BCD <= '0010';
        when '0101' => Code_BCD <= '0011';
        when '0100' => Code_BCD <= '0100';
        when '1011' => Code_BCD <= '0101';
        when '1010' => Code_BCD <= '0110';
        when '1001' => Code_BCD <= '0111';
        when '1000' => Code_BCD <= '1000';
        when '1111' => Code_BCD <= '1001';

        when '0001' => Code_BCD <= '1010';
        when '0010' => Code_BCD <= '1011';
        when '0011' => Code_BCD <= '1100';
        when '1100' => Code_BCD <= '1101';
        when '1101' => Code_BCD <= '1110';
        when '1110' => Code_BCD <= '1111';
    endcase;
end process;
end Behavioral;

```

21. [4.56](#) Verilog: **assign** match = (A == B); // Assumes **reg** [3:0] A, B;

VHDL: match <= (A = B);

22. [4.57](#)

```

module Prob_4_57(
    input  D0, D1, D2, D3,
    output reg  x_in, y_in, Valid
);

always @ (D0, D1, D2, D3) begin
    casex ({D0, D1, D2, D3}
        4'b0000: {x_out, y_out, Valid} = 3'bxx0;
        4'b1xxx,: {x_out, y_out, Valid} = 3'b001;
        4'b01xx: {x_out, y_out, Valid} = 3'b011;
        4'b001x: {x_out, y_out, Valid} = 3'b101;
        4'b0001: {x_out, y_out, Valid} = 3'b111;
    endcase
end
endmodule

entity Prob_4_57 is
    port (D0, D1, D2, D3: in Std_Logic; x_out, y_out: c
    end Prob_4_57;

```

```

architecture Behavioral of Prob_4_57 is
begin
    x_out & y_out & Valid <= "000" when D0 & D1 & D2
    x_out & y_out & Valid <= "001" when D0 = 1; else
    x_out & y_out & Valid <= "011" when D0 = 0 and D1
    x_out & y_out & Valid <= "101" when D0 = 0 and D1
    x_out & y_out & Valid <= "111" when D0 & D1 & D2
    endcase;
end process;
end Behavioral;

```


CHAPTER 5

1. [5.4](#) (b) $PQ' + NQ$

2. [5.7](#) $S = x \oplus y \oplus Q$

$$Q(t+1) = xy + xQ + yQ$$

3. [5.8](#) A counter with a repeated sequence of 00, 01, 10

4. [5.9](#) (a) $A(t+1) = xB' + xA'B$

$$B(t+1) = xA + xA'B'$$

5. [5.11](#) (a)

Present state: 00 00 01 00 01 11 00 01 11 10 00 01 11 10 10

Input: 0 1 0 1 1 0 1 1 1 0 1 1 1 1 0

Output: 0 0 1 0 0 1 0 0 0 1 0 0 0 0 1

Next state: 00 01 00 01 11 00 01 11 10 00 01 11 10 10 00

6. [5.12](#) (b)

Present state Next state Output

0 1 0 1

a f b 0 0

$b \quad d \quad a \quad 0 \quad 0$

$d \quad g \quad a \quad 1 \quad 0$

$f \quad f \quad b \quad 1 \quad 1$

$g \quad g \quad d \quad 0 \quad 1$

7. [5.13](#) (a)

State: $a f b a b d g d g g d a$

Input: $0 1 1 1 0 0 1 0 0 1 1$

Output: $0 1 0 0 0 1 1 1 0 1 0$

(b)

State: $a f b c e d g h g g h a$

Input: $0 1 1 1 0 0 1 0 0 1 1$

Output: $0 1 0 0 0 1 1 1 0 1 0$

8. [5.16](#) (a) $DA = Ax' + Bx$

$DB = A'x + Bx'$

9. [5.18](#) $JA=KA=(BF+B'F')E$

$$JB=KB=E$$

10. [5.19](#) (a) $DA = A'B'x_{in}$

$$DB = A + C'x_{in}' + BCx_{in}$$

$$DC = Cx_{in}' + Ax_{in} + A'B'x_{in}'$$

$$y_{out} = A'x_{in}$$

11. [5.23](#) (a) RegA=125, RegB=125

(b) RegA=125, RegB=50

12. [5.26](#) (a)

$$Q(t+1)=JQ'+K'Q$$

When $Q=0$, $Q(t+1)=J$

When $Q=1$, $Q(t+1)=K'$

```

module JK_Behavior (output reg Q, input J, K, CLK);
    always @ (posedge CLK)
        if (Q == 0) Q <= J;
        else Q <= ~K;
endmodule

```

13. [5.31](#)

```

1. module Seq_Ckt (input A, B, C, CLK, output reg Q);
    reg E;
    always @ (posedge CLK)
    begin
        Q = E & C;
        E = A | B;
    end
endmodule

2. process (CLK) begin
    if CLK'event and CLK = '1' then begin
        Q := E and C;
        E := A or B;
    end

```

```
end if;  
end process;
```

CHAPTER 6

1. [6.4](#) 0110; 0011; 0001; 1000; 1100; 1110; 0111; 1011
2. [6.8](#) A=0010, 0001, 1000, 1100. Carry=1, 1, 1, 0
3. [6.9](#) (b) $JQ=x'y$; $KQ=(x'+y)'$
4. [6.14](#) (a) 4
5. [6.15](#) 30 ns; 33.3 MHz
6. [6.16](#) 1010 \rightarrow 1011 \rightarrow 0100
1100 \rightarrow 1101 \rightarrow 0100
1110 \rightarrow 1111 \rightarrow 0000
7. [6.17](#) $DA0=A0\oplus E$
 $DA1=A1\oplus(A0E)$
 $DA2=A2\oplus(A1A0E)$
 $DA3=A3\oplus(A2A1A0E)$
8. [6.19](#) (b) $DQ1=Q1'$
 $DQ2=Q2Q1'+Q8'Q2'Q1$
 $DQ4=Q4Q1'+Q4Q2'+Q4'Q2'Q1$
 $DQ8=Q8Q1'+Q4Q2Q1$
9. [6.21](#) $JA0=LI0+L'C$
 $KA0=LI0'+L'C$
10. [6.24](#) $TA=A\oplus B$

$$TB = B \oplus C$$

$$TC = AC + A'C' \quad (\text{not self-starting})$$

$$= AC + A'B'C \quad (\text{self-starting})$$

11. [6.26](#) The clock generator has a period of 12.5 ns. Use a 2-bit counter to count four pulses.

12. [6.28 \(a\)](#) $DA = A \oplus B$

$$DB = AB' + C$$

$$DC = A'B'C'$$

13. [6.34](#) Verilog

```

module Shiftreg (SI, SO, CLK);
  input          SI, CLK;
  output         SO;
  reg [3: 0]     Q;
  assign         SO = Q[0];
  always @ (posedge CLK)
    Q = {SI, Q[3: 1]};
endmodule

```

```

// Test plan
// Verify that data shift through the register
// Set SI =1 for 4 clock cycles
// Hold SI =1 for 4 clock cycles
// Set SI = 0 for 4 clock cycles
// Verify that data shifts out of the register correctly

```


```

module t_Shiftreg;
  reg SI, CLK;
  wire SO;

  Shiftreg M0 (SI, SO, CLK);

  initial #130 $finish;
  initial begin CLK = 0; forever #5 CLK = ~CLK; end
  initial fork
    SI = 1'b1;
    #80 SI = 0;
  join
endmodule

```



VHDL

```

entity Shiftreg is
  port (SI, CLK: in Std_Logic; S0: out Std_Logic);
end Shiftreg;

architecture Behavioral of Shiftreg is
  signal Q: Std_Logic_Vector (3 down to 0);
begin
  S0 <= Q(0);
  process (CLK) begin
    if CLK'event and Q <= SI & Q(3: 1);
  end process;
end Behavioral;

entity t_Shiftreg is
end t_Shiftreg;

architecture Testbench of t_Shiftreg is
  component Shiftreg port (SI, CLK: in Std_Logic; S0: out Std_Logic);
  signal t_CLK, t_SI, t_S0: Std_Logic;
begin
  UUT Shiftreg port map (SI => t_SI, CLK => t_CLK, S0 => t_S0);
  t_SI <= '1';
  t_SI <= 0 after 80 ns
  process begin
    t_CLK <= '0';
    wait for 5 ns;
    t_CLK <= '1';
    wait for 5 ns;
  end process;
end Testbench;

```

14. [6.35 \(b\)](#) Verilog

```

module Prob_6_35b (output reg [3: 0] A, input [3: 0] I,
  always @ (posedge Clock)
  if (Load) A <= I;
  else if (Clear) A <= 4'b0;

```

```

    //else A <= A; // redundant statemer
endmodule

```


```

module t_Prob_6_35b ( );

    wire [3: 0] A;
    reg [3: 0] I;
    reg Clock, Clear, Load;

    Prob_6_35b M0 (A, I, Load, Clock, Clear);
    initial #150 $finish;
    initial begin Clock = 0; forever #5 Clock = ~Clock;
    initial fork
        I = 4'b1010; Clear = 1;
        #60 Clear = 0;
        Load = 0;
        #20 Load = 1;
        #40 Load = 0;
    join
endmodule

```



VHDL

```

entity Prob_6_35b is
    port (A: out std_logic_vector (3 downto 0); I: in
end Prob_6_35b;

```

```

architecture Behavioral of Prob_6_35b is
begin
    process (Clock) begin
        if Clock'event and Clock = 1 then
            if Load = 1 then A <= I;
            elsif Clear = 1 then A <= "0000"; end if;
        end if;
    end process;
end Behavioral;

```


15. [6.37 \(a\)](#) Verilog

```

module Counter_if (output reg [3: 0] Count, input clock
    always @ (posedge clock, posedge reset)
        if (reset) Count <= 0;
        else if (Count == 0) Count <= 1;
        else if (Count == 1) Count <= 3; // Default interpre
        else if (Count == 3) Count <= 7;
        else if (Count == 4) Count <= 0;
        else if (Count == 6) Count <= 4;
        else if (Count == 7) Count <= 6;
    else Count <= 0;
endmodule

```

VHDL

```

entity Counter is
    port (Count: out std_logic_vector (3 downto 0); clk
end Counter;
architecture Behavioral is
begin
    process (clock, reset) begin
        if reset'event and reset = 1 then Count <= 0;
        elsif clock'event and clock = 1 then
            if Count = 0 then Count <= "1";
            elsif Count = 1 then Count <= "3";
            elsif Count == 3 then Count <= "7";
            elsif Count == 4 then Count <= "0";
            elsif Count == 6 then Count <= "4";
            elsif Count == 7 then Count <= "6";
            else Count <= 0;
        end if;
    end Behavioral;

```

16. [6.38 \(a\)](#) Verilog

```

module Prob_6_38a_Updown (OUT, Up, Down, Load, IN, CLK);
    output [3: 0] OUT;
    input [3: 0] IN;
    input Up, Down, Load, CLK;
    reg [3:0] OUT;
    always @ (posedge CLK)
        if (Load) OUT <= IN;
        else if (Up) OUT <= OUT + 4'b0001;
        else if (Down) OUT <= OUT - 4'b0001;
        else OUT <= OUT;
    endmodule


```

VHDL

```

entity Prob_6_38a is
    port (OUT_sig: out std_logic_vector (3 downto 0);
          Up, down, Load, CLK: in std_logic);
end Prob_6_38a;
architecture Behavioral of Prob_6_38a is
begin
    process (CLK) begin
        if CLK'event and CLK = 1 then
            if Load = 1 then OUT_sig <= IN_sig;
            elsif UP = 1 then OUT_sig <= OUT_sig + "0001";
            elsif DOWN = 1 then OUT_sig <= OUT_sig - "0001";
            else OUT_sig <= OUT_sig;
            end if;
        end if;
    end process;
end Behavioral;

```



17. **6.42 Verilog:** Because *A* is a register variable, it retains whatever value has been assigned to it until a new value is assigned. Therefore, the statement

A_count <= *A_count* has the same effect as if the statement was omitted.

VHDL: Because *A_count* is a signal and is assigned value by a procedural statement in a process, it retains its value until a subsequent assignment provides a different value. Therefore, the statement *A_count* <= *A_count* has the same effect as if the statement was omitted.

18. [6.45](#)

```

entity Prob_6_45 is
  port (y_out: out std_Logic; start, clock, reset_bar:
end Prob_6_45;

architecture Behavioral is
  constant
    s0 = "0000",
    s1 = "0001",
    s2 = "0010",
    s3 = "0011",
    s4 = "0100",
    s5 = "0101",
    s6 = "0110",
    s7 = "0111",
    s8 = "1000";
  signal state, next_state: Std_Logic_Vector (3 downto
begin
  process (clock, reset_bar) begin
    if reset_bar = 0 then state <= s0; elsif clock'event
      state <= next_state; end if;
  end process;

  process (state, start) begin
    y_out <= 1'b0;
    case state is
      when s0 => if (start) next_state <= s1; else
      when s1 => begin next_state <= s2; y_out <= 1;
      when s2 => begin next_state <= s3; y_out <= 1;
      when s3 => begin next_state <= s4; y_out <= 1;
      when s4 => begin next_state <= s5; y_out <= 1;
      when s5 => begin next_state <= s6; y_out <= 1;
      when s6 => begin next_state <= s7; y_out <= 1;
      when s7 => begin next_state <= s8; y_out <= 1;
      when s8 => begin next_state <= s0; y_out <= 1;
      others => next_state <= s0;
    endcase;
  end process;
end Behavioral;

```

19. [6.50](#) (b) The HDL description is available on the Companion Website. Simulations results for [Problem 6.50](#) follow:

CHAPTER 7

1. [7.2](#) (a) 213 (b) 231 (c) 226 (d) 221
2. [7.3](#) Address: 01 0001 1011=011B (hex)
Data: 100 1011 1100=4BC (hex)
3. [7.7](#) (a) 7×128 decoders, 256 AND gates (b) $x=46$; $y=112$
4. [7.8](#) (a) 8 chips (b) 18; 15 (c) 3×8 decoder
5. [7.10](#) 0001 1011 1011 1
6. [7.11](#) 101 110 011 001 010
7. [7.12](#) (a) 0101 1010; (b) 1100 0110; (c) 1111 0100
8. [7.13](#) (a) 6 (b) 7 (c) 7
9. [7.14](#) (a) 0101010
10. [7.16](#) 24 pins
11. [7.20](#) Product terms: yz' , xz' , $x'y'z$, xy' , $x'y$, z
12. [7.25](#) $A=yz'+xz'+x'y'z$

$$B=x'y'+yz+y'z'$$

$$C=A+xyz$$

$$D=z+x'y$$

CHAPTER8

1. [8.1 \(a\)](#) The transfer and increment occur concurrently, i.e., at the same clock edge. After the transfer, *R2* holds the contents that were in *R1* before the clock edge, and *R2* holds its previous value incremented by 1.

Verilog

```
R2 <= R1 + 1;  
R1 <= R
```

VHDL

```
R2 <= R1+ '1' ;  
R1 <= R;
```

2. [8.7](#) RTL notation:



S0: Initial state: if (start=1) then (*RA* ← *data_A*, *RB* ← *data_B*, go to *S1*)

.

S1: { Carry, *RA* } ← *RA*+(2's complement of *RB*), go to *S2*.

S2: If (borrow=0) go to *S0*. If (borrow=1) then
RA ← (2's complement of *RA*), go to *S0*.

Block diagram and ASMD chart:



Verilog

module Subtractor_P8_7

(**output** done, **output** [7:0] result, **input** [7: 0] dat

```

    Controller_P8_7 M0 (Load_A_B, Subtract, Convert, done, s
    Datapath_P8_7 M1 (result, borrow, data_A, data_B, Load_A
endmodule

```

```

module Controller_P8_7 (output reg Load_A_B, Subtract, c
    input start, borrow, clock, reset_b);
    parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10;
    reg [1: 0] state, next_state;
    assign done = (state == S0);

    always @ (posedge clock, negedge reset_b)
        if (!reset_b) state <= S0; else state <= next_stat
    always @ (state, start, borrow) begin Load_A_B = 0;
        Subtract = 0;
        Convert = 0;

    case (state)
        S0: if (start) begin Load_A_B = 1; next_state = S
        S1: begin Subtract = 1; next_state = S2; end
        S2: begin next_state = S0; if (borrow) Convert =
        default: next_state = S0;
    endcase
end
endmodule

```

```

module Datapath_P8_7 (output [7: 0] result, output borr
    input Load_A_B, Subtract, Convert, clock, reset_b);
    reg carry;
    reg [8:0] diff;
    reg [7: 0] Reg_A, Reg_B;
    assign borrow = carry;
    assign result = RA;

```

```

always @ (posedge clock, negedge reset_b)
    if (!reset_b) begin carry <= 1'b0; Reg_A <= 8'b0000_0
    else begin
        if (Load_A_B) begin Reg_A <= data_A; Reg_B <= data_B;
        else if (Subtract) {carry, Reg_A} <= Reg_A + ~Reg_B + 1

        // In the statement above, the math of the LHS is done t
        // The statement below is more explicit about how the ma
        // else if (Subtract) {carry, Reg_A} <= {1'b0, Reg_A}
        // If the 9th bit is not considered, the 2s complement c
        // and borrow must be formed as borrow = ~carry.
        else if (Convert) Reg_A <= ~Reg_A + 8'b0000_0001;
    end
endmodule

```

```

// Test plan - Verify;
// Power-up reset
// Subtraction with data_A > data_B

```

```

// Subtraction with data_A < data_B
// Subtraction with data_A = data_B
// Reset on-the-fly: left as an exercise

module t_Subtractor_P8_7;
    wire done;
    wire [7:0] result;
    reg [7: 0] data_A, data_B;
    reg start, clock, reset_b;


Subtractor_P8_7 M0 (done, result, data_A, data_B, start, cl
    initial #200 $finish;
    initial begin clock = 0; forever #5 clock = ~clock;
    initial fork
        reset_b = 0;
        #2 reset_b = 1;
        #90 reset_b = 1;
        #92 reset_b = 1;
    join

    initial fork
        #20 start = 1;
        #30 start = 0;
        #70 start = 1;
        #110 start = 1;
    join

    initial fork
        data_A = 8'd50;
        data_B = 8'd20;
        #50 data_A = 8'd20;
        #50 data_B = 8'd50;

        #100 data_A = 8'd50;
        #100 data_B = 8'd50;
    join
endmodule

```

VHDL

```
entity Datapath_P8_7 is
    port (result: out std_logic_vector (7 downto 0);
          data_a, data_b: in std_logic_vector (7 downto 0);
end Datapath_P8_7;
```

```
architecture Behavioral of Datapath_P8_7 is
begin
```

```
    process (clock, reset_b) begin
        if reset_b'event and reset_b = '0' then carry <=
            Reg_B <= "00000000";
        elsif clock'event and clock = '1' then
            if Load_A_B = 1 then Reg_A <= data_A; Reg_B <= dat
            elsif Subtract = 1 then carry & Reg_A <= Reg_A + (
            elsif Convert then Reg_A <= (not Reg_A) + "000000
        end Behavioral;
```

```
entity Controller_P8_7 is
```

```

    port (Load_A_B, Subtract, Convert, done: out Std_Logic
end Controller_P8_7;

architecture Behavioral of Controller_P8_7 is
    constant S0 = "00", S1 = "01", S2 = "10";
    signal state, next_state: std_logic_vector (1 downto 0)
begin process (clock, reset_b)
begin
    if reset_b'event and reset_b = '0' then state <= S0;
    elsif clock'event and clock = '1' then state <= next_state;
end process;
process (state, start, borrow)
begin

    Load_A_B <= 0;
    Subtract <= 0;
    Convert <= 0;
    case state is
        when S0 => if start = 1 then Load_A_B <= 1; next_state <= S1;
        when S1 => Subtract <= '1'; next_state <= S2;
        when S2 => next_state <= S0; if borrow = 1 then Convert <= 1;
        when others next_state <= S0;
    end case;
end process;
end Behavioral;

entity Subtractor_P8_7 is
    port (done: out std_logic; result: out std_logic_vector (7 downto 0);
    data_a, data_b: in std_logic_vector (7 downto 0); start: in std_logic;
end Subtractor_P8_7;

architecture ASMD is
    component Controller_P8_7 is
        port (Load_A_B, Subtract, Convert, done: out Std_Logic;
        reset_b: in Std_Logic);
    end component;

    component Datapath_P8_7 is
        port (result: out std_logic_vector (7 downto 0);
        data_a, data_b: in std_logic_vector (7 downto 0); Load_A_B, Subtract,
        Convert: in std_logic; borrow: out std_logic);
    end component;
begin
    M0: Controller_P8_7
        port map (Load_A_B, Subtract, Convert, done, start, borrow, reset_b);
    M1: Datapath_P8_7
        port map (result, data_a, data_b, Load_A_B, Subtract, Convert, borrow);
end ASMD;



```

3. [8.8](#) RTL notation:

S0: if (start=1) AR ← input data, BR ← input data, go to S1.

S1: if (AR [15]) = 1 (sign bit negative) then CR ← AR (shifted right, sign extension).

else if (positive non-zero) then 1Overflow ← BR([15] ⊕ [14]), CR ← BR (shifted left) else if (AR = 0) then (CR ← 0).



```

module Prob_8_8 (output done, input [15: 0] data_AR, data_BR,
    Controller_P8_8 M0 (
        Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, done,
        start, AR_lt_0, AR_gt_0, AR_eq_0, clock, reset_b
    );
    Datapath_P8_8 M1 (
        Overflow, AR_lt_0, AR_gt_0, AR_eq_0, data_AR, data_BR,
        Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, clock, reset_b
    );
endmodule

module Controller_P8_8 (
    output reg Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR,
    output done, input start, AR_lt_0, AR_gt_0, AR_eq_0,
    clock, reset_b
);

    parameter S0 = 1'b0, S1 = 1'b1;
    reg state, next_state;
    assign done = (state == S0);

    always @ (posedge clock, negedge reset_b)
        if (!reset_b) state <= S0; else state <= next_state;

    always @ (state, start, AR_lt_0, AR_gt_0, AR_eq_0) begin
        Ld_AR_BR = 0;
        Div_AR_x2_CR = 0;
        Mul_BR_x2_CR = 0;
        Clr_CR = 0;

        case (state)
            S0: if (start) begin Ld_AR_BR = 1; next_state = S1; end
            S1: begin
                next_state = S0;
                if (AR_lt_0) Div_AR_x2_CR = 1;
                else if (AR_gt_0) Mul_BR_x2_CR = 1;
                else if (AR_eq_0) Clr_CR = 1;
            end
            default: next_state = S0;
        endcase
    end
endmodule

module Datapath_P8_8 (
    output reg Overflow, output AR_lt_0, AR_gt_0, AR_eq_0,
    input Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, clock, reset_b
);
    reg [15: 0] AR, BR, CR;
    assign AR_lt_0 = AR[15];
    assign AR_gt_0 = (!AR[15]) && (| AR[14:0]);
    assign AR_eq_0 = (AR == 16'b0);

    always @ (posedge clock, negedge reset_b)

```

```

        if (!reset_b) begin AR <= 8'b0; BR <= 8'b0; CR <= 1
        else begin
            if (Ld_AR_BR) begin AR <= data_AR; BR <= data_BR;
            else if (Div_AR_x2_CR) CR <= {AR[15], AR[15:1]}; //
            else if (Mul_BR_x2_CR) {Overflow, CR} <= (BR << 1);
            else if (Clr_CR) CR <= 16'b0;
        end
    endmodule

// Test plan - Verify;
// Power-up reset
// If AR < 0 divide AR by 2 and transfer to CR
// If AR > 0 multiply AR by 2 and transfer to CR
// If AR = 0 clear CR
// Reset on-the-fly

module t_Prob_P8_8;
    wire        done;
    reg [15: 0] data_AR, data_BR;
    reg         start, clock, reset_b;
    reg [15: 0] AR_mag, BR_mag, CR_mag;        // To illustrate

// Probes for displaying magnitude of numbers
    always @ (M0.M1.AR) // Hierarchical dereferencing via module
        if (M0.M1.AR[15]) AR_mag = ~M0.M1.AR+ 16'd1; else AR_mag = 0;
    always @ (M0.M1.BR)
        if (M0.M1.BR[15]) BR_mag = ~M0.M1.BR+ 16'd1; else BR_mag = 0;
    always @ (M0.M1.CR)
        if (M0.M1.CR[15]) CR_mag = ~M0.M1.CR + 16'd1; else CR_mag = 0;

    Prob_8_8 M0 (done, data_AR, data_BR, start, clock, reset_b);

    initial #250 $finish;
    initial begin clock = 0; forever #5 clock = ~clock;
    initial fork
        reset_b = 0;                // Power-up reset
        #2 reset_b = 1;
        #50 reset_b = 0;            // Reset on-the-fly
        #52 reset_b = 1;
        #90 reset_b = 1;
        #92 reset_b = 1;
    join

    initial fork
        #20 start = 1;
        #30 start = 0;
        #70 start = 1;
        #110 start = 1;
    join

    initial fork
        data_AR = 16'd50;            // AR > 0


```

```

data_BR = 16'd20;           // Result should be
#50 data_AR = 16'd20;
#50 data_BR = 16'd50;       // Result should be
#100 data_AR = 16'd50;
#100 data_BR = 16'd50;
#130 data_AR = 16'd0;       // AR = 0, result sh
#160 data_AR = -16'd20;     // AR < 0, Verilog s
#160 data_BR = 16'd50;     // Result should hav
#190 data_AR = 16'd20;     // AR < 0, Verilog s
#190 data_BR = 16'hffff;   // Result should hav

    join
endmodule

```



```

VHDL
entity Datapath_Prob_8_8 is
  port (Overflow: out Std_Logic; AR_lt_0, AR_gt_0, AR_eq_0,
        data_BR: in Std_Logic_Vector (15 downto 0); Ld_
        Mul_BR_x2_CR, Clr_CR, clock, reset_b: in Std_Logic);
end entity

```



```

end Datapath_Prob_8_8;
architecture Behavioral of Datapath_Prob_8_8 is
    AR_lt_0 <= AR(15);
    AR_gt_0 <= (notAR(15) ) and Reduction_OR(AR(14 downto
    AR_eq_0 = (AR = "0000000000000000");
process (clock, reset_b) begin
    if reset_b'event and reset_b = '0' then AR <= "0000000000000000";
        CR <= "000000000000000000";
    elsif clock'event and clock = '1' then
        if Ld_AR_BR = '1' then AR <= data_AR; BR <= data_BR;
        elsif Div_AR_x2_CR = '1' then DR <= AR(15) & AR(15);
        elsif Mul_BR_x2_CR then Overflow & CR <= BR(14 downto 0);
        elsif Clr_CR = '1' then CR <= "000000000000000000";
        end if;
    end process;
end Behavioral;

entity Controller_Prob_8_8 is
    port (Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, done: out Std_Logic;
          AR_lt_0, AR_gt_0, AR_eq_0, clock, reset_b: in Std_Logic);
end Controller_Prob_8_8;

architecture Behavioral of Controller_Prob_8_8 is
    constant S0 = '0', S1 = '1';
    signal state, next_state: Std_Logic_Vector (1 downto 0);
process (clock, reset_b) begin
    if reset_b'event and reset_b = 0 then state <= S0;
    elsif clock'event and clock = 1 then state <= next_state;
    end process;

process (state, start, AR_lt_0, AR_gt_0, AR_eq_0) begin
    Ld_AR_BR <= 0;
    Div_AR_x2_CR <= 0;
    Mul_BR_x2_CR <= 0;
    Clr_CR <= 0;

    case state
    when S0 => if start = 1 then Ld_AR_BR = 1; next_state <= S1;
    when S1 => next_state <= S0; if AR_lt_0 then Div_AR_x2_CR = 1;
        elsif AR_gt_0 then Mul_BR_x2_CR <= 1;
        elsif AR_eq_0 then Clr_CR <= 0;
        end if;
    when others => next_state <= S0;
    end process
end Behavioral;

entity Prob_8_8 is
    port (done: out Std_Logic; data_AR, data_BR: in Std_Logic;
          start, clock, reset_b: in Std_Logic);
end Prob_8_8;

architecture ASMD of Prob_8_8 is

```

```

component Datapath_Prob_8_8
  port (Overflow, AR_lt_0, AR_gt_0, AR_eq_0, data_AR, dat
component Controller_Prob_8_8
  port (Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR, dor
begin

M0: Controller_Prob_8_8
  port map (Ld_AR_BR, Div_AR_x2_CR, Mul_BR_x2_CR, Clr_CR,
M1: Datapath_Prob_8_8
  port map (Overflow, AR_lt_0, AR_gt_0, AR_eq_0, data_AR,
end ASMD;

function Reduction_OR (data: std_logic_vector) return st
  constant all_zeros: std_logic_vector(data'range) := (of
begin
  if data = all_zeros then
    return '0';
  else
    return '1';
  end if;
end Reduction_OR;

```

4. [8.9](#) Design equations:

$DS_idle = S_2 + S_idle \text{ Start}'D S_1 = S_idle \text{ Start} + S_1(A2 \ A3)'D S_2$

Verilog

```

module Prob_8_9 (output E, F, output [3: 0] A, output
  Controller_Prob_8_9 M0 (set_E, clr_E, set_F, clr_A_F, ir
  Datapath_Prob_8_9 M1 (E, F, A, A2, A3, set_E, clr_E, set
endmodule

```

```

  // Structural version of the controller (one-hot)
  // Note that the flip-flop for S_idle must have a set input
  // Simulation results match Fig.8-13

```

```

module Controller_Prob_8_9 (
  output set_E, clr_E, set_F, clr_A_F, incr_A,
  input Start, A2, A3, clock, reset_b
);

  wire D_S_idle, D_S_1, D_S_2;
  wire q_S_idle, q_S_1, q_S_2;
  wire w0, w1, w2, w3;
  wire [2:0] state = {q_S_2, q_S_1, q_S_idle};

  // Next-State Logic
  or (D_S_idle, q_S_2, w0); // input to
  and (w0, q_S_idle, Start_b);
  not (Start_b, Start);

```

```

    or (D_S_1, w1, w2, w3);           // input to D-type
    and (w1, q_S_idle, Start);
    and (w2, q_S_1, A2_b);
    not (A2_b, A2);
    and (w3, q_S_1, A2, A3_b);
    not (A3_b, A3);

    and (D_S_2, A2, A3, q_S_1); // input to D-type flip-flop

    D_flop_S M0 (q_S_idle, D_S_idle, clock, reset_b);
    D_flop M1 (q_S_1, D_S_1, clock, reset_b);
    D_flop M2 (q_S_2, D_S_2, clock, reset_b);

    // Output Logic
    and (set_E, q_S_1, A2);
    and (clr_E, q_S_1, A2_b);
    buf (set_F, q_S_2);
    and (clr_A_F, q_S_idle, Start);
    buf (incr_A, q_S_1);
endmodule

module D_flop (output reg q, input data, clock, reset_b)
    always @ (posedge clock, negedge reset_b)
        if (!reset_b) q <= 1'b0; else q <= data;
endmodule

module D_flop_S (output reg q, input data, clock, set_b)
    always @ (posedge clock, negedge set_b)
        if (!set_b) q <= 1'b1; else q <= data;
endmodule

/*
// RTL Version of the controller
// Simulation results match Fig.8-13

module Controller_Prob_8_9 (
    output reg          set_E, clr_E, set_F, clr_A_F, incr_A
    input               Start, A2, A3, clock, reset_b
);
    parameter S_idle = 3'b001, S_1 = 3'b010, S_2 = 3'b100;
    reg [2: 0] state, next_state;

    always @ (posedge clock, negedge reset_b)
        if (!reset_b) state <= S_idle; else state <= next_state;

    always @ (state, Start, A2, A3) begin
        set_E          = 1'b0;
        clr_E           = 1'b0;
        set_F           = 1'b0;
        clr_A_F         = 1'b0;
        incr_A          = 1'b0;
        case (state)

```

```

        S_idle:      if (Start) begin next_state = S_1;
                     else next_state = S_idle;
        S_1:         begin
                     incr_A = 1;
                     if (!A2) begin next_state = S_1;
                     else begin
                         set_E = 1;
                         if (A3) next_state = S_2; else
                         end
                     end
                     end
        S_2: begin next_state = S_idle; set_F = 1; end
        default: next_state = S_idle;
    endcase
end
endmodule

*/
module Datapath_Prob_8_9 (
    output reg E, F, output reg [3: 0] A, output A2,
    input set_E, clr_E, set_F, clr_A_F, incr_A, clock, reset_b
);
    assign A2 = A[2];
    assign A3 = A[3];
    always @ (posedge clock, negedge reset_b) begin
        if (!reset_b) begin E <= 0; F <= 0; A <= 0; end
        else begin
            if (set_E) E <= 1;
            if (clr_E) E <= 0;
            if (set_F) F <= 1;
            if (clr_A_F) begin A <= 0; F <= 0; end
            if (incr_A) A <= A + 1;
        end
    end
endmodule

// Test Plan - Verify: (1) Power-up reset, (2) match ASMD c
// (3) recover from reset on-the-fly

module t_Prob_8_9;
    wire E, F;
    wire [3: 0] A;
    wire A2, A3;
    reg Start, clock, reset_b;

    Prob_8_9 M0 (E, F, A, A2, A3, Start, clock, reset_b);

    initial #500 $finish;
    initial begin clock = 0; forever #5 clock = ~clock;
    initial begin reset_b = 0; #2 reset_b = 1; end
    initial fork
        #20 Start = 1;

```

```

        #40 reset_b = 0;
        #62 reset_b = 1;
    join
endmodule

VHDL
entity Datapath_Prob_8_9 is
    port (E, F: out Std_Logic; A: out Std_Logic_Vector (3 downto 0));
end Datapath_Prob_8_9;

architecture Behavioral of Datapath_Prob_8_8 is
    A2 <= A(2);
    A3 <= A(3);
    process (clock, reset_b) begin
        if reset_b'event and reset_b = '0' then E <= '0';
        else
            if set_E = '1' then E <= '1'; end if;
            if clr_E = '1' then E <= '0'; end if;
            if set_F = '1' then F <= '1'; end if;
            if clr_A_F = '1' then A = '000'; F <= '0'; end if;
            if incr_A = '1' then A <= A + "0001"; end if;
        end if;
    end process;
end Behavioral;

entity Controller_Prob_8_9 is
    port (set_E, clr_E, set_F, clr_A_F, incr_A: out Std_Logic);
end Controller_Prob_8_9;

architecture Behavioral of Controller_Prob_8_9 is
    constant S_idle: Std_Logic := "001"; -- One-Hot
    constant S_1: Std_Logic := "010";
    constant D_2: Std_Logic := "100";
    signal state, next_state: Std_Logic_Vector (2 downto 0);

    process (clock, reset_b) begin
        if reset_b'event and reset_b = 0 then state <= S_idle;
        elsif clock'event and clock = 1 then state <= next_state;
        end process;

    process (state, Start, A2, A3) begin
        set_E <= 0;
        clr_E <= 0;
        set_F <= 0;
        clr_A_F <= 0;
        incr_A <= 0;

        case state
            when S_idle => if Start = '1' then clr_A_F = '1';
            when S_1 => incr_A <= '1'; if not A2 then next_state <= S_1;
            else set_E <= '1'; if A3 = '1' then next_state <= D_2;
            end if;
        end case;
    end process;
end Behavioral;

```

```

        end if;
    when S_2 => next_state <= S_idle; set_F <= '1';
    when others => next_state <= S_idle;
end case;

        elsif AR_gt_0 = '1' then Mul_BR_x2_CR <= 1;
        elsif AR_eq_0 = '1' then Clr_CR <= 0;
        end if;
    when others => next_state <= S0;
end process
end Behavioral;


entity Prob_8_9 is
    port (E, F: out Std_Logic; A: out Std_Logic_Vector (3
clock, reset_b: in Std_Logic);
end Prob_8_9;

architecture ASMD of Prob_8_9 is
    component Datapath_Prob_8_9
        port (E, F: out Std_Logic; A: out Std_Logic_Vector
    component Controller_Prob_8_9
        port (
    );
begin

M0: Controller_Prob_8_9
    port map (set_E, clr_E, set_F, clr_A_F, incr_A, Start,

M1: Datapath_Prob_8_9
    port map (E, F, A, A2, A3, set_E, clr_E, set_F, clr_A_F
end ASMD;



```



5. [8.11](#) $DA = A'B + Ax$

$$DB = A'B'x + A'By + xy$$

State	Inputs	Next state
0 0	0 0	0 0
0 0	0 1	0 0
0 0	1 0	0 1
0 0	1 1	0 1
0 1	0 0	1 0
0 1	0 1	1 1
0 1	1 0	1 0
0 1	1 1	1 1
1 0	0 0	0 0
1 0	0 1	0 0
1 0	1 0	1 0
1 0	1 1	1 1
1 1	0 0	0 0
1 1	0 1	0 0
1 1	1 0	1 0
1 1	1 1	1 1



6. [8.16](#) RTL notation:

s0: (initial state) If start=0 go back to state s0, If (start=1) then BR ← multiplicand, AR ← multiplier, PR ← 0, go to s1.

s1: (check AR for Zero) Zero=1 if AR=0, if (Zero=1) then go back to s0 (done) If (Zero=0) then go to s1, PR ← PR+BR, AR ← AR-1.

The internal architecture of the datapath consists of a double-width

register to hold the product (PR), a register to hold the multiplier (AR), a register to hold the multiplicand (BR), a double-width parallel adder, and single-width parallel adder. The single-width adder is used to implement the operation of decrementing the multiplier unit. Adding a word consisting entirely of 1's to the multiplier accomplishes the 2's complement subtraction of 1 from the multiplier. [Figure 8.16\(a\)](#) below shows the ASMD chart, block diagram, and controller of the circuit. [Figure 8.16\(b\)](#) shows the internal architecture of the datapath. [Figure 8.16\(c\)](#) shows the results of simulating the circuit.

Verilog

```

module Prob_8_16_STR (
  output [15: 0] PR, output done,
  input [7: 0] data_AR, data_BR, input start, clock, reset
);

  Controller_P8_16 M0 (done, Ld_regs, Add_decr, start, zero,

    Datapath_P8_16 M1 (PR, zero, data_AR, data_BR, Ld_regs, Ac

endmodule

module Controller_P8_16 (output done, output reg Ld_reg
parameter s0 = 1'b0, s1 = 1'b1;
reg state, next_state;
assign done = (state == s0);

always @ (posedge clock, negedge reset_b)
if (!reset_b) state <= s0; else state <= next_state;

always @ (state, start, zero) begin
  Ld_regs = 0;
  Add_decr = 0;
  case (state)
    s0: if (start) begin Ld_regs = 1; next_state = s1;
    s1: if (zero) next_state = s0; else begin next_sta
    default: next_state = s0;
  endcase
end
endmodule

module Register_32 (output [31: 0] data_out, input [31:
  Register_8 M3 (data_out [31: 24], data_in [31: 24], clc
  Register_8 M2 (data_out [23: 16], data_in [23: 16], clc
  Register_8 M1 (data_out [15: 8], data_in [15: 8], clock
  Register_8 M0 (data_out [7: 0], data_in [7: 0], clock,
endmodule

module Register_16 (output [15: 0] data_out, input [15:

```

```

    Register_8 M1 (data_out [15: 8], data_in [15: 8], clock,
    Register_8 M0 (data_out [7: 0], data_in [7: 0], clock,
endmodule

```

```

module Register_8 (output [7: 0] data_out, input [7: 0]
    D_flop M7 (data_out[7] data_in[7], clock, reset_b);
    D_flop M6 (data_out[6] data_in[6], clock, reset_b);
    D_flop M5 (data_out[5] data_in[5], clock, reset_b);
    D_flop M4 (data_out[4] data_in[4], clock, reset_b);
    D_flop M3 (data_out[3] data_in[3], clock, reset_b);
    D_flop M2 (data_out[2] data_in[2], clock, reset_b);
    D_flop M1 (data_out[1] data_in[1], clock, reset_b);
    D_flop M0 (data_out[0] data_in[0], clock, reset_b);
endmodule

```

```

module Adder_32 (output c_out, output [31: 0] sum, input
    assign {c_out, sum} = a + b;
endmodule

```

```

module Adder_16 (output c_out, output [15: 0] sum, input
    assign {c_out, sum} = a + b;
endmodule

```

VHDL

```

entity Datapath_Prob_8_16 is
    port (PR: out Std_Logic_Vector (15 downto 0) downto 0)
end Datapath_Prob_8_16;

```

```

architecture Behavioral of Datapath_Prob_8_16 is
    zero <= not Reduction_OR(AR);
process (clock, reset_b) begin
    if reset_b'event and reset_b = '0' then AR <= "0000000000000000";
    elsif clock'event and clock = '1' then
        if Ld_regs = '1' then AR <= data_AR; BR <= data_BR;
        elsif Add_decr = '1' then PR <= PR + BR; AR <= AR - 1;

        elsif Mul_BR_x2_C then Overflow & CR <= BR(14 downto 0);
        elsif Clr_CR = '1' then CR <= "0000000000000000";
        end if;
    end if;
end process;
end Behavioral;

```

```

entity Controller_Prob_8_16 is
    port (done: out Std_Logic; Ld_regs, Add_decr: out Std_Logic)
end Controller_Prob_8_16;

```

```

architecture Behavioral of Controller_Prob_8_16 is
    constant s0 = '0', s1 = '1';
    signal state, next_state: Std_Logic_Vector (1 downto 0)
begin
    done <= state = s0;

```

```

    process (clock, reset_b) begin
        if reset_b'event and reset_b = 0 then state <= s0;
        elsif clock'event and clock = 1 then state <= next_
    end process;

    process (state, start, zero) begin
        Ld_regs <= 0;
        Add_decr <= 0;
        case state
            when s0 => if start = 1 then Ld_regs = 1; next_st
            when s1 => if zero = '1' then next_state <= s0;
                        else next_state <= s1; Add_decr <= '1'; end if
            when others => next_state <= s0;
        end case;
    end process
end Behavioral;

entity Prob_8_16 is
    port (PR: out Std_Logic_Vector (15 downto 0); done: ou
end Prob_8_8;

architecture ASMD of Prob_8_16 is
    component Datapath_Prob_8_16
        port (PR, zero, data_AR, data_BR, Ld_regs, Add_decr, cl

    component Controller_Prob_8_16
        port (done, Ld_regs, Add_decr, start, zero, clock, rese

    begin

M0: Controller_Prob_8_16
    port map (done, Ld_regs, Add_decr, start, zero, clock,

M1: Datapath_Prob_8_16
    port map (PR, zero, data_AR, data_BR, Ld_regs, Add_decr

end ASMD;

function Reduction_OR (data: std_logic_vector) return st
    constant all_zeros: std_logic_vector(d'range) := (other
begin
    if data = all_zeros then
        return '0';
    else
        return '1';
    end if;
end Reduction_OR;

module D_flop (output q, input data, clock, reset_b);
always @ (posedge clock, negedge reset_b)
if (!reset_b) q <= 0; else q <= data;
endmodule

```

```

    module Datapath_P8_16 (
    output reg [15: 0] PR,    output zero,
    input  [7: 0] data_AR, data_BR,    input  Ld_regs, Add_decr,
    );

    reg [7: 0] AR, BR;
    assign zero = ~( | AR);

    always @ (posedge clock, negedge reset_b)
    if (!reset_b) begin AR <= 8'b0; BR <= 8'b0; PR <= 16'b0;
    else begin
    if (Ld_regs) begin AR <= data_AR; BR <= data_BR; PR <= 0;
    else if (Add_decr) begin PR <= PR + BR; AR <= AR -1; end
    end
    endmodule

    // Test plan - Verify;
    // Power-up reset
    // Data is loaded correctly
    // Control signals assert correctly
    // Status signals assert correctly
    // Start is ignored while multiplying
    // Multiplication is correct
    // Recovery from reset on-the-fly

    module t_Prob_P8_16;
    wire done;
    wire [15: 0] PR;
    reg [7: 0] data_AR, data_BR;
    reg start, clock, reset_b;

    Prob_8_16_STR M0 (PR, done, data_AR, data_BR, start, clock,

    initial #500 $finish;
    initial begin clock = 0; forever #5 clock = ~clock; enc
    initial fork
    reset_b = 0;
    #12 reset_b = 1;
    #40 reset_b = 0;
    #42 reset_b = 1;
    #90 reset_b = 1;
    #92 reset_b = 1;
    join

    initial fork
    #20 start = 1;
    #30 start = 0;
    #40 start = 1;
    #50 start = 0;
    #120 start = 1;
    #120 start = 0;

```

join


```
    initial fork  
data_AR = 8'd5;           // AR > 0  
data_BR = 8'd20;  
#80 data_AR = 8'd3;  
#80 data_BR = 8'd9;  
#100 data_AR = 8'd4;  
#100 data_BR = 8'd9;  
join  
endmodule
```

7. [8.17](#) $(2n-1)(2n-1) < (22n-1)$ for $n \geq 1$
8. [8.18](#) (a) The maximum product size is 32 bits available in registers A and Q.

(b) P counter must have 5 bits to load 16 (binary 10000) initially.

(c) Z (zero) detection is generated with a 5-input NOR gate.
9. [8.20](#) $2^{(n+1)t}$
10. [8.21](#)

State codes:	G_1	G_0
S_{idle}	0	0
S_{add}	0	1
S_{shift}	1	0
unused	0	0



11. [8.30](#) (a) $E=1$ (b) $E=0$

12. [8.31](#) $A=0110$, $B=0010$, $C=0000$.

$$A * B = 1100 \quad A \mid B = 0110 \quad A \&\& C = 0$$


$$A + B = 1000 \quad A \mid B = 0100 \mid A = 1$$

$A-B=0100$ $\&A=0$ $A<B=0$

$\sim C=1111$ $\sim|C=1$ $A>B=1$

$A \& B=0010$ $A|B=1$ $A!=B=1$

13. [8.39](#)



```

Verilog
module Prob_8_39 (
    output [15: 0] PR, output done,
    input [7: 0] data_AR, data_BR, input start, clock, re
);

    Controller_P8_39 M0 (done, Ld_regs, Add_decr, start, zer

```



```

    Datapath_P8_39 M1 (PR, zero, data_AR, data_BR, Ld_regs,
endmodule

module Controller_P8_16 (output done, output reg Ld_reg
    parameter s0 = 1'b0, s1 = 1'b1;
    reg state, next_state;
    assign done = (state == s0);
    always @ (posedge clock, negedge reset_b)
        if (!reset_b) state <= s0; else state <= next_state

    always @ (state, start, zero) begin
        Ld_regs = 0;
        Add_decr = 0;
        case (state)
            s0:                if (start) begin Ld_regs = 1; ne
            s1:                if (zero) next_state = s0;
                                else begin next_state = s1; Add_de
                                next_state = s0;
            default:
        endcase
    end
endmodule

module Datapath_P8_16 (
    output reg [15: 0] PR, output zero,
    input [7: 0] data_AR, data_BR, input Lc
);
    reg [7: 0] AR, BR;
    assign zero = ~( | AR);

    always @ (posedge clock, negedge reset_b)
        if (!reset_b) begin AR <= 8'b0; BR <= 8'b0; PR <= 16'
        else begin
            if (Ld_regs) begin AR <= data_AR; BR <= data_BR; PF
            else if (Add_decr) begin PR <= PR + BR; AR <= AR -1
        end
    endmodule

    // Test plan - Verify;
    // Power-up reset
    // Data is loaded correctly
    // Control signals assert correctly
    // Status signals assert correctly
    // Start is ignored while multiplying
    // Multiplication is correct
    // Recovery from reset on-the-fly

module t_Prob_P8_16;
    wire done;
    wire [15: 0] PR;
    reg [7: 0] data_AR, data_BR;
    reg start, clock, reset_b;

```

```

Prob_8_16 M0 (PR, done, data_AR, data_BR, start, clock,

initial #500 $finish;
initial begin clock = 0; forever #5 clock = ~clock;
initial fork
    reset_b = 0;
    #12 reset_b = 1;
    #40 reset_b = 0;
    #42 reset_b = 1;
    #90 reset_b = 1;
    #92 reset_b = 1;
join


initial fork
    #20 start = 1;
    #30 start = 0;
    #40 start = 1;
    #50 start = 0;
    #120 start = 1;
    #120 start = 0;
join

initial fork
    data_AR = 8'd5;                // AR > 0
    data_BR = 8'd20;

    #80 data_AR = 8'd3;
    #80 data_BR = 8'd9;

    #100 data_AR = 8'd4;
    #100 data_BR = 8'd9;
join
endmodule

```



```

VHDL
entity Prob_8_39 is
    port (PR: out Std_Logic_Vector (15 downto 0); done:
          data_AR, data_BR: in Std_Logic_Vector (7 down
          start, clock, reset_b: in Std_Logic);
end Prob_8_39;

architecture ASMD of Prob_8_39 is
    component Controller_P8_39 (done, Ld_regs, Add_decr: c
          Start, zero, clock, reset_b: in S
    component Datapath_P8_39 (PR: out Std_Logic_Vector (1
    out Std_Logic; data_AR, data_BR: in Std_Logic_Vector
begin

M0 Controller_P8_39    port map (done, Ld_regs, Add_decr,
M1 Datapath_P8_39    port map (PR, zero, data_AR, data_BR
end Structural;

entity Controller_P8_39 is
    port (done: out Std_Logic; Ld_regs, Add_decr: out Std
end Controller_P8_16;

    architecture Behavioral of Controller_P8_39 is

```

```

    constant          s0 = 1'b0, s1 = 1'b1;
    signal             state, next_state;
begin
    done <= (state = s0);
    process (clock, reset_b)
        if reset_b'event and reset_b = 0 then state <= s0;
        elsif clock'event and clock = 1 then state <= next
    end process;

    process (state, start, zero)
        Ld_regs = 0;
        Add_decr = 0;
        case state is
            when s0 =>:
                if (start = 1) then Ld_r
            when s1 =>:
                if (zero = 1) then next_
        end if;
        Add_decr = 1;
        others:
            next_state = s0;
        endcase
    end process;
end Behavioral;

entity Datapath_P8_39 (
    port (PR: out Std_Logic_vector (15 downto 0); zero:
end Datapath_P8_16;

architecture Behavioral of Datapath_P8_16 is
begin
    zero <= not( AR(7) or AR(6) or AR(5) or AR(4) or A

    process (clock, reset_b)
    begin
    if reset_b'event and reset_b = 0 then AR <= 8'b0; BR <=
        elsif clock'event and clock = 1 then
            if Ld_regs = 1 then AR <= data_AR; BR <= data_BR; F
            elsif Add_decr = 1 then PR <= PR + BR; AR <= AR -1;
        end process;
    end Behavioral;

    // Test plan - Verify;
    // Power-up reset
    // Data is loaded correctly
    // Control signals assert correctly
    // Status signals assert correctly
    // Start is ignored while multiplying
    // Multiplication is correct
    // Recovery from reset on-the-fly

    entity t_Prob_P8_39 is
    end t_Prob_P8_39;

    architecture Test_Bench of t_Prob_P8_39 is
        signal          t_done: Std_Logic;

```

```

signal          t_PR: Std_Logic_Vector (15 downto 0);
signal          t_data_AR, t_data_BR: Std_Logic_Vector (7
signal          t_start, t_clock, t_reset_b: Std_Logic;
component Prob_8_39      port (PR: out Std_Logic_Vec
out Std_Logic; data_AR, data_BR: in Std_Logic_Vector
begin

    M_UUT Prob_8_39      port map (PR => t_PR, done => t_c

process clock = '0';
wait for 5 ns clock <= '1';
wait for 5 ns;
end process;

reset_b = '0';
reset_b <= '1' after 12 ns;
reset_b <= '0' after 40 ns;
reset_b <= '1' after 42 ns;
reset_b <= '1' after 90 ns;
reset_b <= '1' after 92 ns;

start <= 1 after 20 ns;
start <= 0 after 30 ns;
start <= 1 after 40 ns;
start <= 0 after 50 ns;
start <= 1 after 120 ns;
start <= 0 after 120 ns;

data_AR <= 8'd5; // AR > 0
data_BR <= 8'd20;

#80 data_AR <= 8'd3 after 80 ns;
#80 data_BR <= 8'd9 after 80 ns;

data_AR <= 8'd4 after 100 ns;
data_BR <= 8'd9 after 100 ns;
end Test_Bench;

```

Index

A

- ABEL, 411
- Absorption theorem, 45
- Abstract behavioral model, 121
- Adders and subtractors (experiment)
 - adder–subtractor (four-bit), 573–574
 - full adder, 572
 - half adder, 572
 - magnitude comparator, 574–575
 - parallel adder, 572–573
- Additive identity, 43
- Algebraic manipulation, of Boolean function, 53–54
- Algorithmic state machine and datapath (ASMD) charts, 458–459
 - controller and datapath hardware design, 464–465
 - control logic, 467–468, 492–498
 - design examples, 459–463
 - register transfer representation, 465–466
 - state table, 466–467
 - timing sequence, 462–463
- Algorithmic state machines (ASMs), 450–459

- algorithmic state machine and datapath (ASMD) charts, 458–459
- binary code assignment, 452
- block, 454–456
- chart, 454–457
- conditional box and examples, 453
- control logic, 450
- control unit, 450
- datapath unit, 450
- decision box of an ASM chart, 452–453
- design examples, 459–468
- Mealy-type signals, 454–455
- simplifications, 456
- state and decision boxes of, 513
- style of state box, 452
- timing considerations, 456–457
- **always** block, 442
- **always** statement, 218, 276, 278, 288, 295, 365, 433
- American Standard Code for Information Interchange (ASCII), 28–30
- Analog-to-digital converter, 2
- ANDed with an expression, 58
- AND gate, 36, 45, 49–50, 54, 63–65, 71, 102, 131, 400, 402
- ANDing of maxterms, 60

- AND-invert graphic symbol, 104
- AND-invert symbol, 102–103
- AND–NOR diagrams, 113–114
- AND–OR diagrams, 102, 113–114
- AND–OR–INVERT function, 110
- Application-specific integrated circuit (ASIC), 75
- Arithmetic addition, 42
- Arithmetic operations, 6
- ASCII NAK (negative acknowledge) control character, 31
- **assign** statement, 125, 206, 295, 447
- Associative law, 42
 - algebraic proofs of, 49
- Asynchronous sequential circuit, 247

B

- Backspace (BS) control, 30
- Base- r system, 5, 11
- Base-8 system, 5
- BCD adder, 168–170
- BCD codes, 26–27
- BCD ripple counter, 341–343
- BCD synchronous counter, 347
- **begin** keyword, 133, 223, 276
- Behavioral modeling, 215–223
- Behavioral modeling, combinational circuits, 215–223
- Bidirectional shift register, 336, 431
- Bilateral switch, 631–632
- Binary adder–subtractor, of combinational circuits, 156–168
 - binary adder, 160–161
 - binary subtractor, 165–167
 - carry propagation, 161–165
 - full adder, 158–160
 - half adder, 157–158
 - overflow, 167–168

- Binary and decimal numbers (experiment)
 - BCD count, 561–562
 - binary count, 560–561
 - counts, 563
 - oscilloscope, 561
 - output pattern, 562–563
- Binary cell, 31
- Binary-coded decimal (BCD), 154
 - additions, 24–25
 - codes, 26–27
- Binary codes, 2, 22–31
 - ASCII character code, 28–30
 - BCD addition, 24–25
 - binary-coded decimal code, 22–24
 - 8, 4, –2, –1 code, 27
 - 2421 code, 27
 - decimal arithmetic, 25–26
 - error-detecting code, 30–31
 - gray code, 27–28
 - other decimal codes, 26–27
- Binary digit. See [Bit](#)
- Binary information processing, 33

- Binary information processing, of digital logic circuits, 36
- Binary logic
 - definition of, 34–35
 - logic gates, 36–37
- Binary multiplier, 170–172
- Binary multiplier (experiment)
 - block diagram, 596–597
 - checking the multiplier, 599
 - control of registers, 598
 - datapath design, 598
 - design of control, 598–599
 - multiplication example, 598
- Binary multiplier, HDL description of, 498–512
 - behavioral description of a parallel multiplier, 509–512
 - datapath unit, 499
 - testing the multiplier, 503–509
- Binary numbers, 4–6, 9–11
 - arithmetic operations, 6
 - complement of, 11
 - sum of two, 6
- Binary operator
 - *, 42

- +, 43
 - ·, 43
 - definition, 42
- Binary ripple counter, 339–341
- Binary signals, 4, 36
- Binary storage, 31–34
- Binary synchronous counter, 344
 - with parallel load, 348–351
 - up-down, 344–347
- Bipolar transistors, 624
- Bit, 2, 5
- Blocking assignments, 278–279, 434, 471, 531
- Block statement, 133
- Boolean algebra, 34, 50, 149
 - application in gate-type circuits, 45
 - axiomatic definition of, 43–46
 - basic definitions, 42–43
 - basic theorems, 47–49
 - canonical forms, 56–64
 - conversion between, 60–62
 - duality, 47
 - maxterms, 56–58

- ANDing of, 60
 - definition, 60
 - product of, 59–60
- miniterms, 56–58
 - definition, 58–59
 - sum of, 58–59
- operator procedure, 49–50
- standard forms, 62–64
- two-valued, 45–46
- Boolean function, 149
 - algebraic manipulation, 53–54
 - complement of, 50–51
 - definition, 50
 - implementation with gates, 52
 - multilevel NAND circuit, 105–107
 - with NAND gates, 102–103
 - NOR implementation, 107–109
 - 16 possible functions, 65–67
 - product-of-sums form of, 95–99
 - sum-of-products form, 95–99
 - in truth table, 51
 - two-level implementation of, 103–105

- Boolean function simplification (experiment)
 - Boolean functions in sum-of-minterms form, 566–567
 - complement, 567
 - gate ICs, 565
 - logic diagram, 565–566
- Bubble, 67
- Buffer circuit, 67
- Built-in system functions, 224
- Byte, 5, 30

C

- Carriage return (CR) control, 30
- Cascaded NAND gates, 70
- **case** expression, 221, 447, 541
- **case** items, 221
- **case** statement, 221, 447, 473, 499
- **casex** construct, 221
- **casex** statement, 447
- **casez** construct, 221
- Central processing unit, 3
- Characteristic table, for flip-flop, 258–259
- Chip, 73
- Clear operation, 465
- Clocked sequential circuits, 247
- Clock generator, 247
- Clock-pulse generator (experiment), 592–593
 - circuit operation, 591–592
 - IC timer, 591
- Clock pulses, 247
- Closed structure, 45

- 2421 code, 27
- Code converters (experiment)
 - Gray code to binary, 568
 - nine's complementer, 568–569
 - seven-segment display, 569–570
- Coefficients, of binary number system, 5
- Combinational circuits
 - analysis procedure, 149–152
 - behavioral modeling, 215–223
 - binary adder–subtractor, 156–168
 - binary adder, 160–161
 - binary subtractor, 165–167
 - carry propagation, 161–165
 - full adder, 158–160
 - half adder, 157–158
 - overflow, 167–168
 - binary multiplier, 170–172
 - block diagram, 148
 - decimal adder, 168–170
 - decoders, 175–179
 - combinational logic implementation, 178–179
 - deriving output Boolean functions, 149

- design procedure, 153–156
 - code conversion example, 153–156
- encoders, 179–182
 - priority, 180–182
- feedback path, 149
- hardware description language (HDL) of, 189–215
 - dataflow modeling, 205–215
 - gate-level modeling, 191–195
 - hierarchical modeling, 195–201
 - number representation, 204–205
 - three-state gates, 201–203
- logic simulation, 229–236
- magnitude comparator, 172–174
- multiplexer, 182–189
- used in design of digital systems, 149
- writing a simple test bench, 223–229
- Combinational circuits (experiment)
 - decoder implementation, 568
 - design example, 567
 - majority logic, 567–568
 - parity generator, 568
- Combinational programmable logic device (PLD), 400

- Comma, 225
- Commutative law, 42, 46
- Complementary metal-oxide semiconductor (CMOS), 74
- Complementary MOS (CMOS) circuits, 627–630
 - bilateral switch, 631–632
 - characteristics, 630
 - CMOS fabrication process, 630
 - CMOS logic circuit, 630
 - construction of exclusive-OR with transmission gates, 632
 - 74C series, 630
 - four-to-one-line multiplexer, 632
 - IC type 74C04, 630
 - propagation delay time, 630
 - static power dissipation of, 630
 - transmission gate, 631–634
- Complements, 11–16, 48, 60, 97
 - diminished radix, 12
 - radix, 12–13
 - subtraction with, 13–16
- Computer-aided design of VLSI circuits, 75–76
- Computer-aided design (CAD) systems, 75–76, 140
- Concurrent signal assignments, 435, 436

- Consensus theorem, 54
- Control characters, 29
- Controller, register-and-decoder scheme for the design of, 513
- Control logic, 492–498
 - ASMD charts, 467–468, 492, 493
 - block diagram, 489
 - *D* flip-flop, 497
 - Gray code, 493
 - inputs *Start* and *Zero* decisions, 492
 - one flip-flop per state, 497–498
 - one-hot assignment, 493, 497–498
 - sequence-register-and- decoder (manual) method, 494–497
 - state assignment, 494
 - steps when implementing, 493
- Counters
 - BCD, 347–348
 - defined, 327
 - HDL for
 - ripple, 363–367
 - synchronous, 362–363
 - Johnson, 355–356
 - ring, 352–354

- ripple
 - BCD, 341–343
 - binary, 339–341
- symbols, 619–621
- synchronous
 - binary, 344
 - binary counter with parallel load, 348–351
 - up-down binary, 344–347
- with unused states, 351–352
- Counters (experiment)
 - binary counter with parallel load, 579–580
 - decimal counter, 579
 - ripple counter, 579
 - synchronous counter, 579
- Count operation, 348
- Crosspoint, 396

D

- Dataflow modeling, of combinational logic, 205–215
- Datapath unit, 450
- Decimal adder, of combinational circuits, 168–170
- Decimal equivalent, of binary number, 4
- Decimal number system, 4
- Declaration of module, 124
- Decoders, 175–179
 - combinational logic implementation, 178–179
- **default** keyword, 222
- Degenerate forms, of gates, 111
- Delay control operator, 277
- DeMorgan’s theorem, 49, 54, 60, 70, 95, 103–104
- Dependency notation, 610–612
- Depletion mode, 625
- Design entry, 121
- Design of combinational circuits, 153–156
- *D* flip-flop, 254–256, 327, 335
 - analysis, 267–268
 - characteristic table, 259

- in combinational PAL, 409
- in control logic, 497
- graphic symbol for the edge-triggered, 256
- hold time, 256
- master–slave, 634
- positive-edge-triggered, 259, 260
- setup time, 256
- Diffused channel, 625
- Digital age, 1
- Digital integrated circuits, 74–75
 - fan-in, 75
 - fan-out, 75
 - noise margin, 75
 - power dissipation, 75
 - propagation delay, 75
- Digital logic circuits
 - binary information process, 33
 - symbols for, 36
- Digital logic family, 74–75
- Digital logic gates, 67–73
 - extension of multiple inputs, 69–70
 - positive and negative logic, 70–73

- Digital logic gates (experiment)
 - NAND circuit, 565
 - propagation delay, 564
 - truth table, 563–564
 - universal NAND gate, 564
 - waveforms, 564
- Digital systems, 1–4
 - information-flow capabilities, 34
- Digital versatile disk (DVD), 3
- Diminished radix complements, 12
- **$\$display$** task, 224, 228
- Distributive law, 43, 46, 59, 63
- *D* latch, 251–252, 575
- Documentation language, 121
- Don't-care conditions, 99
- Don't-care minterms, 99–101
- Dopants, 624
- Drain terminal, 625
- Duality principle, 47
- Dual theorem, 48

E

- Edge-sensitive cyclic behavior, 433, 434, 447
- Edge-triggered *D* flip-flop, 409
- Eight-bit alphanumeric character code, 31
- Eight-bit code, 31
- 8, 4, -2, -1 code, 27
- Electrically erasable PROM, 399
- Electronic design automation (EDA), 75
- **else if** statement, 282, 284
- Emitter-coupled logic (ECL), 74
- Encoders, 179–182
 - priority, 180–182
- End-around carry, 16
- **end** keyword, 133, 223, 276
- **endprimitive**, 138
- **endtable**, 139
- Enhancement mode, 625
- Erasable PROM, 399
- Error-detecting and error-correcting codes
 - Hamming, 391–394

- single-error correction and double error detection, 394
- ETX (end of text), 30
- Event control expression, 222
- Event control operator, 277
- Excess-3 code, 27, 154
- Excitation equations. See [Flip-flop input equations](#)
- Excitation table, 309
- Exclusive-NOR function, 115, 173

F

- Fan-in, 75
- Fan-out, 75
- Fault-free circuit, 122
- Fault simulation, 122
- Field, 43
- Field-programmable gate array (FPGA), 75, 378, 408–409, 555, 599–604. *See also* [Xilinx FPGA](#)
- File separator (FS) control, 30
- **\$finish** statement, 225
- **\$finish** system, 133
- Finite state machine (FSM), 431, 450, 458, 492, 494, 538
- Five-variable K-map, 95
- Flash memory devices, 399
- Flip-flop circuits, 330, 331
 - ASMD, 459
 - characteristic table, 258–259
 - *Clear_b* input, 327
 - clear or direct reset, 259
 - clock response in, 253, 254
 - in combinational PAL, 409

- *D* flip-flop, 254–256, 327, 335
 - analysis, 267–268
 - characteristic table, 259
 - four-to-one-line multiplexer, 634
 - graphic symbol for the edge-triggered, 256
 - hold time, 256
 - positive-edge-triggered, 259, 260
 - setup time, 256
- direct inputs, 259–261
- hold time, 256
- input equations, 266–267
- *JK* flip-flop, 257–258, 335
 - analysis, 268–271
 - characteristic equation, 259
 - characteristic table, 259
- master-slave, 254–255, 634
- positive-edge-triggered, 255
- setup time, 256
- signal transition, 253
- symbols, 614–616
- *T* (toggle) flip-flop, 257–258
 - analysis, 271–272

- analysis of, 271–272
 - characteristic equation, 259
 - characteristic table, 259
- Flip-flop input equations, 266–267
- Flip-flops
 - alternative models of, 285–287
 - defined, 247
- Flip-flops (experiment)
 - *D* latch, 575
 - IC flip-flops, 576–577
 - master–slave *D* flip-flop, 575
 - positive-edge-triggered flip-flop, 575–576
 - *SR* latch, 575
- **forever** loop, 443
- **fork . . . join** block, 290
- **for** loop, 444
- Four-bit data-storage register, 329
- Four-bit register, 328
- Four-bit universal shift register, 337
- Four-digit binary equivalent, 10
- Four-to-one-line multiplexer, 189
- Four-variable Boolean functions, map minimization of, 90–95

- Four-variable K-map, 90–95
- Franklin, Benjamin, 624
- Full-adder (FA) circuit, 333–334
- Functional errors, 121
- Functional verification, 229
- Function blocks, 410

G

- Gate delays, 131–136
- Gate instantiation, 129
- Gate-level minimization, 83
 - AND–OR–INVERT implementation, 111–112
 - don't-care conditions, 99–101
 - exclusive-OR (XOR) function, 115–120
 - odd function, 116–118
 - parity generation and checking, 118–120
 - gate delays, 131–136
 - hardware description language (HDL), 121–138
 - Boolean expressions, 134–135
 - gate delays, 131–136
 - user-defined primitives (UDPs), 138–140
 - map method
 - five-variable K-map, 95
 - four-variable K-map, 90–95
 - prime implicants of a function, 93–95
 - three-variable K-map, 84–85
 - two-variable K-map, 83–84

- NAND circuits, 102–103
- nondegenerate forms, 111
- OR–AND–INVERT implementation, 112–113
- product-of-sums simplification, 95–99
- tabular summary and example, 113–115
- Gates with multiple inputs, 37
- Gate voltage, 625
- General-purpose digital computer, 3
- Giga (G) bytes, 5
- Graphical user interfaces (GUIs), 1
- Graphic symbols, 36
- Gray code, 27–28
- Gray code to equivalent binary, 568

H

- Half adder, 195
- Hamming code, 391–394
- Hand-held devices, 246
- Hardware description language (HDL), 76, 121–138
 - algorithmic-based behavioral description, 469
 - behavioral modeling, 275–279
 - of binary multiplier, 498–512
 - Boolean expressions, 134–135
 - circuit demonstrating, 122
 - combinational circuits, 189–215
 - dataflow modeling, 205–215
 - gate-level modeling, 191–195
 - hierarchical modeling, 195–201
 - number representation, 204–205
 - three-state gates, 201–203
 - description of design example, 469–487
 - flip-flops and latches, 280–284
 - flowchart for design, 448–450
 - gate delays, 131–136

- logic synthesis, 446–448
- for ripple counter, 363–367
- RTL description, 469–476
- state diagram, 287–295
- structural description, 469, 480–487
- switch-level modeling, 634–637
- for synchronous counter, 362–363
- testing HDL description, 476–480
- transmission gate, 636–637
- user-defined primitives (UDPs), 138–140
- Hardware signal generators, 133
- HDL-based design methodology, 3
- Heuristics, 34
- Hexadecimal (base-16) number system, 5, 9–11
- High-impedance state, 188–189
- Holes, 624
- Horizontal tabulation (HT) control, 30
- Huntington postulates, 47

I

- 7493 IC, 556, 559
- IC flip-flops, 576–577
- IC type 74194, 587
- Identity element, 43
- **if-else** statement, 218
- **if** statement, 282, 284
- **if-then** statement, 431
- Implicit combinational logic, 138
- Incompletely specified functions, 99
- **initial** block, 223, 226, 442
- **initial** statement, 133, 223, 275–278
- **input** declaration, 139
- 3-input NAND gate, 70
- 3-input NOR gate, 70
- Input–output signals for gates, 37
- Input–output units, 3
- Instantiation of module, 130
- **integer** k , 445
- **integer** keyword, 226

- Integrated circuits (ICs), 555–556
 - computer-aided design of VLSI circuits, 75–76
 - digital integrated circuits, 74–75
 - fan-in, 75
 - fan-out, 75
 - noise margin, 75
 - power dissipation, 75
 - propagation delay, 75
 - levels of integration, 74
 - required for experiments, 560
- Internet, 3
- Inverse of an element, 43
- Inverter circuit, 626
- Inverter gate, 74
- Invert-OR graphic symbol, 106
- iPod Touch™, 1

J

- *JK* flip-flop, 257–258, 335, 459
 - analysis, 268–271
 - characteristic equation, 259
 - characteristic table, 259

K

- Karnaugh map, 83
- Kilo (K) bytes, 5
- K-map. See [Karnaugh map](#)

L

- Laboratory experiments
 - adders and subtractors (experiment 7)
 - adder–subtractor (four-bit), 573–574
 - full adder, 572
 - half adder, 572
 - magnitude comparator, 574–575
 - parallel adder, 572–573
 - binary and decimal numbers (experiment 1)
 - BCD count, 561–562
 - binary count, 560–561
 - counts, 563
 - oscilloscope, 561
 - output pattern, 562–563
 - binary multiplier (experiment 17)
 - block diagram, 596–597
 - checking the multiplier, 599
 - control of registers, 598
 - datapath design, 598
 - design of control, 598–599

- multiplication example, 598
- Boolean function simplification (experiment 3)
 - Boolean functions in sum-of-minterms form, 566–567
 - complement, 567
 - gate ICs, 565
 - logic diagram, 565–566
- clock-pulse generator (experiment 15), 592–593
 - circuit operation, 591–592
 - IC timer, 591
- code converters (experiment 5)
 - Gray code to binary, 568
 - nine's complements, 568–569
 - seven-segment display, 569–570
- combinational circuits (experiment 4)
 - decoder implementation, 568
 - design example, 567
 - majority logic, 567–568
 - parity generator, 568
- counters (experiment 10)
 - binary counter with parallel load, 579–580
 - decimal counter, 579
 - ripple counter, 579

- synchronous counter, 579
- digital logic gates (experiment 2)
 - NAND circuit, 565
 - propagation delay, 564
 - truth table, 563–564
 - universal NAND gate, 564
 - waveforms, 564
- flip-flops (experiment 8)
 - *D* latch, 575
 - IC flip-flops, 576–577
 - master–slave *D* flip-flop, 575
 - positive-edge-triggered flip-flop, 575–576
 - *SR* latch, 575
- lamp handball (experiment 14)
 - circuit analysis, 590
 - counting the number of losses, 590
 - IC type 74194, 587
 - lamp Ping-Pong game, 590–591
 - logic diagram, 587–589
 - playing the game, 590
- memory unit (experiment 13)
 - IC RAM, 585

- memory expansion, 587
 - ROM simulator, 586–587
 - testing the RAM, 585–586
- multiplexer design (experiment 6)
 - design specifications, 572
- parallel adder and accumulator (experiment 16)
 - block diagram, 593
 - carry circuit, 594
 - checking the circuit, 594–595
 - circuit operation, 595
 - control of register, 593–594
 - detailed circuit, 594
- sequential circuits (experiment 9)
 - design of counter, 578–579
 - state diagram, 578
 - up–down counter with enable, 578
- serial addition (experiment 12)
 - serial adder, 584
 - serial adder–subtractor, 584–585
 - testing the adder, 584
- shift registers (experiment 11)
 - bidirectional shift register, 582

- bidirectional shift register with parallel load (IC type 74157), 583–584
 - feedback shift register, 582
 - IC shift register, 581–582
 - ring counter, 582
- Verilog HDL simulation experiments and rapid prototyping with FPGAs
 - experiment 1, 600
 - experiment 2, 600–601
 - experiment 4, 601–602
 - experiment 5, 602
 - experiment 7, 602
 - experiment 8, 602
 - experiment 9, 603
 - experiment 10, 603
 - experiment 11, 603
 - experiment 13, 603–604
 - experiment 14, 604
 - experiment 16, 604
 - experiment 17, 604
- Lamp handball (experiment)
 - circuit analysis, 590
 - counting the number of losses, 590

- IC type 74194, 587
- lamp Ping-Pong game, 590–591
- logic diagram, 587–589
- playing the game, 590
- Lamp Ping-Pong game, 590–591
- Large-scale integration (LSI) devices, 74
- Latches, 248–253, 280–284
 - *D* latch, 251–252, 575
 - NAND latch, 250
 - NOR latch, 250
 - *SR* latch, 249–251, 575
- Latch-free design, 532–533
- Level-sensitive cyclic behavior, 433, 447, 499, 509, 532
- Load operation, 431
- Logic-circuit diagram, 51
- Logic circuits, 4
- Logic families, of digital integrated circuits, 74–75
- Logic gates, 36–37
- Logic simulation, combinational circuits, 229–236
- Logic simulators, 148
- Logic synthesis, 122, 446–448
- Loop statements, 442–446

M

- Macrocells, 409–410
- Magnitude comparator, 172–174
- Map minimization method
 - five-variable K-map, 95
 - four-variable K-map, 90–95
 - prime implicants of a function, 93–95
 - three-variable K-map, 84–85
 - two-variable K-map, 83–84
- Mask programming, 399
- Master-slave flip-flop, 254–255
 - *D* flip-flop, 575, 634
- Mathematical system, postulates of a, 42
- Maxterms, 56–58
 - ANDing of, 60
 - definition, 60
 - product of, 59–60
- Mealy model of finite state machine, 273–275
- *Mealy_Zero_Detector*, 290
- Medium-scale integration (MSI) circuits, 74, 149, 556

- Memory chips, 74
- Memory decoding
 - coincident, 388–389
 - internal construction, 386–388
- Memory registers, 34
- Memory unit, 3, 34
- Memory unit (experiment)
 - IC RAM, 585
 - memory expansion, 587
 - ROM simulator, 586–587
 - testing the RAM, 585–586
- Metal-oxide semiconductor (MOS), 74
- Metal-oxide silicon semiconductors, 624
 - basic structure, 625
 - types of, 625
- Miniterms, 56–58
 - definition, 58–59
 - and prime implicants, 94
 - sum of, 58–59
- Minterm, 56
- Module, 123
- **module . . . endmodule** keyword pair, 138, 198

- **\$monitor** statement, 225, 228
- **\$monitor** system task, 226
- Moore model of finite state machine, 273–275
- Moore-type binary counter sequential circuit, 295
- Most significant bit (MSB), 439, 459
- Multiple-IC MSI design, 149
- Multiplexer design (experiment), 570–572
- Multiplexers, 182–189
 - design with, 513–529
 - testing of ones counter, 528–529

N

- Name association mechanism, 224
- NAND circuits, 102–103, 565
- NAND gate, 65, 67, 70, 73, 102–107, 556, 627
- NAND latch, 250
- NAND–NAND diagrams, 111
- N bits, 31
- N -channel MOS, 626–627
- Negative-logic OR gate, 71
- Negative logic polarity, 71
- **negedge** keyword, 278, 282, 433
- Netlist, 122
- **next** statement, 444
- Nine’s complementer, 568–569
- **nmos** keyword, 634
- Noise margin, 75
- Nonblocking assignments, 278–279, 434
- Nondegenerate forms, of gates, 111
- NOR gate, 67, 70, 73, 102, 627
- NOR latch, 250

- NOR–NOR diagrams, 111
- NOT gate, 36, 46, 65, 131
- *N*-type dopant, 624
- Number-base conversions, 6–9

O

- Octal number system, 5, 9–11
- Odd function, 70
- One-hot assignment, 493, 497
- Open Verilog International (OVI), 123
- OR–AND diagrams, 111
- OR–AND–INVERT function, 112–113
- ORed with xx' , 59
- OR gate, 36–37, 46, 52, 54, 63–64, 67, 71, 102, 131, 395, 402
- OR–NAND diagrams, 112
- **output** declaration, 138

P

- Parallel adder and accumulator (experiment)
 - block diagram, 593
 - carry circuit, 594
 - checking the circuit, 594–595
 - circuit operation, 595
 - control of register, 593–594
 - detailed circuit, 594
- Parallel-load control, 336
- **parameter** statement, 287
- Parity bit, 30
- Parity error, 31
- *P*-channel MOS, 625
- **pmos** keyword, 634
- Polarity indicator, 71
- Port list, 125
- **posedge** keyword, 278, 282, 433
- Positive-edge-triggered flip-flop, 575–576
- Positive integers, 17
- Positive-logic AND gate, 71

- Positive logic polarity, 71
- Postulates of a mathematical system, 42
- Postulates of Boolean algebra, 47
- Power dissipation, 75
- Predefined primitives, 130
- Prime implicants of a function, 93–95
- **primitive . . . endprimitive** keyword pair, 138
- Primitive gates, 191
- **primitive** keyword, 138
- Processor registers, 34
- Product-of-maxterms form, 98
- Product of sums, 63
- Product-of-sums form, of Boolean function, 95–99, 103
- Program, 1
- Programmable array logic (PAL), 378, 400
 - buffer–inverter gate, 404
 - commercial, 404
 - fuse map of, 407–408
 - programming table, 406
- Programmable logic array (PLA)
 - Boolean functions implemented in, 401
 - custom-made, 403

- fuse map of, 402
 - internal logic, 401
 - internal logic of, 401
 - programming table, 402
 - size of, 403
- Programmable logic device (PLD), 75, 378
- Programmable read-only memory (PROM), 399
- Propagation delay, 75, 122, 564
- *P*-type dopant, 624

Q

- Qualifying symbols, 608–610

R

- Race-free design, 529–532
- Radix complements, 12–13
- *R*-allowable digits, 6
- Random-access memory (RAM), 378–386
 - memory description in HDL, 382–383
 - symbols, 621–622
 - timing waveforms, 383–384
 - types of memories, 384–386
 - write and read operations, 381
- Read-only memory (ROM), 378, 394–400
 - block diagram, 395
 - combinational circuit implementation, 397–398
 - example of 32×8, 395
 - hardware procedure, 396
 - inputs and outputs, 395
 - internal binary storage of, 396
 - truth table of, 396
 - types, 399
- Record separator (RS) control, 30

- Rectangular-shape symbols, 605–608
- Register(s), 31–32
 - defined, 326–327
 - of excess-3 code, 32
 - four-bit, 328
 - HDL for, 356–362
 - loading or updating, 327
 - with parallel load, 327–330
 - shift, 330–338
 - serial addition, 333–335
 - serial transfer of information, 331–333
 - universal, 335–338
 - symbols, 616–619
 - transfer of information among, 32–34
- Register transfer level (RTL), 3
 - algorithmic state machines (ASMs), 450–459
 - block, 454–456
 - chart, 451–454, 456, 459
 - relationship between control logic and data-processing operations, 450
 - simplifications, 456
 - timing considerations, 456–457

- combinational circuit functions, 433
- control logic, 492–498
- in HDL
 - flowchart for modeling, verification and synthesis, 449
 - loop statements, 442–446
 - operators, 437–446
 - procedural assignments, 434
- HDL descriptions
 - of binary circuits, 498–512
 - of combinational circuits, 469–487
- latch-free design, 532–533
- with multiplexers, 513–529
- notation, 430–432
- operators, 437–442
- procedural assignments, 433, 434
- propagation delay, 431
- race-free design, 529–532
- sequential binary multiplier, 487–492
- type of operations, 432
- Verilog, 432–434
 - operators, 437–441
- VHDL

- descriptions, 435–437
 - operators, 441–442
- **reg** keyword, 197, 205, 218, 221, 224, 226, 280, 282, 444, 446
- **repeat** loop, 442
- Reset signals, 284–285
- *Ripple_carry_4_bit_adder*, 200
- Ripple counter
 - BCD, 341–343
 - binary, 339–341
 - HDL for, 363–369

S

- Schematic capture, 76
- Schematic entry, 76
- Semiconductors, 624
- Sensitivity list, 215
- Sequential binary multiplier
 - ASMD chart, 490–492
 - interface between the controller and the datapath, 470
 - numerical example for binary multiplier, 492
 - register configuration, 488–490
 - registers needed for the data processor subsystem, 491
- Sequential circuits (experiment)
 - design of counter, 578–579
 - state diagram, 578
 - up–down counter with enable, 578
- Sequential programmable devices, 408–424
 - AND–OR sum-of-products function, 409
 - complex programmable logic device (CPLD), 408, 410
 - configuration, 410
 - field-programmable gate array (FPGA), 408, 411

- input–output (I/O) blocks, 410
- registered, 409
- sequential (or simple) programmable logic device (SPLD), 408–409
- Sequential signal assignment statement, 436
- Serial addition (experiment)
 - serial adder, 584
 - serial adder–subtractor, 584–585
 - testing the adder, 584
- Set of elements, 42
- Set of natural numbers, 42
- Set of operators, 42
- Set of real numbers, 43
- Shift-left control, 336
- Shift operation, 430
- Shift registers (experiment)
 - bidirectional shift register, 582
 - bidirectional shift register with parallel load (IC type 74157), 583–584
 - feedback shift register, 582
 - IC shift register, 581–582
 - ring counter, 582
- Shift-right control, 336

- Signals, 2
 - assignment of, 71
- Signed binary numbers, 17–21
 - arithmetic addition, 20
 - arithmetic subtraction, 21
 - signed-complement system, 17
 - signed-magnitude convention, 17
- Signed-complement system, 17, 25
- Signed-magnitude convention, 17
- Signed-10's-complement system, 25
- Silicon crystalline structure, 624
- *Simple_Circuit*, 135
- *Simple_Circuit_prop_delay*, 135
- Single-pass behavior, 275
- Small-scale integration (SSI) circuits, 556
- Small-scale integration (SSI) devices, 74
- Software programs, 75
- Source terminal, 625
- Spartan-6 FPGA family, 421–422
- Spartan TM, 411, 418–422
- SR latch, 249–251, 575
- Standard cells, 149

- Standard form of Boolean algebra, 62–64
- Standard product, 56
- Standard sums, 56
- state machine, 451
- State table, 378–379
- Storage elements
 - flip-flops, 253–261
 - latches, 248–253
- STX (start of text), 30
- Sum of products, 62, 70, 100, 103
- Sum terms, 63
- **supply1** and **supply0** keyword, 635
- Switching algebra, 46
- Switch-level modeling, 634–637
- Symbols, 67
 - !, 206
 - %, 225
 - &, 206
 - &&, 206
 - */ , 123
 - +, 206
 - /*, 123

- := , 436
- == , 206
- ?: , 206
- @ , 218, 433, 532
- @(*) , 532
- @* , 532, 533
- \wedge , 206
- , , 206
- “ $|$, ” 218
- $-$, 206
- \oplus , 65
- active-low input or output, 609
- adder (Σ), 608
- arithmetic logic unit (ALU), 608
- arithmetic operators ($+$, $-$, $*$, $/$), 437, 532
- buffer gate or inverter, 608
- coder, decoder, or code converter (X/Y), 608
- for combinational elements, 612–614
- contents of register equals binary, 17, 609
- countdown, 609
- counter (CTR), 608
- for counters, 619–621

- countup, 609
- data input to a storage element, 609
- demultiplexer (DMUX), 608
- for digital logic circuits, 36
- dynamic indicator input, 609
- enable input, 609
- even function or even parity element ($2k$), 608
- exclusive-OR gate or function (\oplus), 608
- exponentiation operator ($**$), 437
- for flip-flops, 614–616
- AND gate or function ($\&$), 608
- logical and relational operators, 437
- logic negation input or output, 609
- logic operators for binary words, 437
- magnitude comparator (COMP), 608
- of MOS transistor, 626
- multiplexer (MUX), 608
- multiplier (Π), 608
- odd function or odd parity element ($2k+1$), 608
- open-collector output, 609
- OR gate or function (\vee), 608
- output with special amplification, 609

- for RAM, 621–622
- random-access memory (RAM), 608
- read-only memory (ROM), 608
- for registers, 616–619
- ripple counter (RCTR), 608
- Σ , 59, 60
- semicolon (;), 125, 218
- shift left, 609
- shift register (SRG), 608
- shift right, 609
- slashes (//), 123
- three-state output, 609
- verilog HDL operators, 438
- Synchronous counters
 - BCD, 347–348
 - binary, 344
 - with parallel load, 348–351
 - up-down, 344–347
 - HDL for, 362–363
- Synchronous sequential circuit, 246–247
- Synchronous sequential logic
 - clocked sequential circuits, analysis of, 261–275

- design of, 305–314
- *D* flip-flops, analysis of, 267–268
- flip-flop input equations, 266–267
- *JK* flip-flops, analysis of, 268–271
- Mealy and Moore models of finite state machines, 273–275
- state diagram of, 264–266
- state equation of, 261–263
- state table of, 263–264
- structural description of, 295–300
- *T* flip-flop, analysis of, 271–272
- design procedure
 - excitation table, 308–310
 - logic diagram of three-bit binary counter, 313, 314
 - maps for three-bit binary counter, 313, 314
 - using *D* flip-flops, 307–308
 - using *JK* flip-flops, 310–312
 - using *T* flip-flops, 312–314
- HDL models
 - behavioral modeling, 275–279
 - flip-flops and latches, 280–284
 - state diagram, 287–295
- reset signals, 284–285

- sequential circuits, 246–248
- state assignment, 304–305
- state reduction, 300–304
- storage elements
 - flip-flops, 253–261
 - latches, 248–253
- System primitives, 138
- SystemVerilog
 - bottom-testing loop, 540–541
 - compilation unit, 538–539
 - enumerated types, 537–538
 - explicit behavioral intent, 539–540
 - naming convention, 537
 - new data types, 534–536
 - operators, 541
 - user-defined data types, 536–537

T

- **table**, 139
- Tera (T) bytes, 5
- Test bench, 122
- *T* (toggle) flip-flop, 257–258
 - analysis, 271–272
 - characteristic equations, 259
 - characteristic table, 259
- *T* flip-flop, analysis of, 271–272
- Theorems of Boolean algebra, 47
 - proofs, 48–49
- Thermal agitation, impact on semiconductor, 624
- Three-input exclusive-OR gate, 71
- Three-input NAND gate, 103
- Three-state buffer gate, 188
- Three-state buffers, 188
- Three-state gates, 188–189, 201–203
- Three-variable K-map, 84–85
- **\$time**, 225
- **timescale** compiler, 131

- Timing diagrams, 36
- Timing verification, 122, 229
- Transfer function, 67
- Transfer of information, among registers, 32–34
- Transistors, 2
- Transistor–transistor logic (TTL), 74
- Transparent latch, 252
- Trigger, 253
- **tri** keyword, 202
- Truth table, 35, 51, 57–58, 97, 123, 153
 - and Boolean algebra, 49
 - for the 16 functions of two binary variables, 65
 - ROM, 396
- Two-level gating structure, 63
- Two-level implementation, 63
- Two-level implementation of Boolean function, 103–105
- Two-to-one-line multiplexer, 188–189, 202
- Two-valued Boolean algebra, 45–46
 - definition, 45
 - rules of binary operation, 45–46
- Two-variable K-map, 83–84

U

- Unidirectional shift register, 336
- Universal gate, 102
- Universal NAND gate, 564
- Universal shift register, 335–338
- User-defined primitives (UDPs), 138–140

V

- Variable assignment statement, 436
- Vectors, 192
- Verification, 229
- Verilog, 365–367
- Verilog 2001, 438, 439, 532
- Verilog 2005, 534, 539
- Verilog HDL, 76, 140, 411, 480–483, 559
 - flowchart, 449
 - logical and relational operators, 439
 - logic operators for binary words, 439
 - logic synthesis, 447–448
 - looping statements, 442–446
 - operator precedence, 440–441
 - operators, 437–441
 - register transfer operation, 432–433
 - RTL description, 470–472
 - structural description, 480–483
 - switch-level modeling in, 634–637
- Verilog module, 130

- Verilog statements, 133
- Verilog system tasks, 224
- Very large-scale integration (VLSI) circuits, 74, 149
 - gate array, 411
- VHDL, 367, 411
 - ASMD chart, 472–476
 - behavioral modeling with, 279–280
 - binary multiplier, 501–503
 - latch-free design, 533
 - logic synthesis, 448
 - looping statements, 444–445
 - multiplexers, design with, 523–528
 - operators, 441–442
 - parallel multiplier, behavioral description of, 511–512
 - race-free design, 532
 - register transfer operations, 435
 - RTL description, 472–476
 - simulation, 479
 - structural description, 483–487
 - testing the multiplier, 507 509
- Virtex TM, 411, 422–424
- Voltage-operated logic circuits, 35

W

- **while** loop, 443, 445, 540
- Wired-AND gate, 110
- Wired logic, 110
- **wire** keyword, 132, 202, 226

X

- XC2000, 411
- XC3000, 411
- XC4000, 411
- Xilinx FPGA
 - basic architecture, 412
 - configurable logic block (CLB), 413–414
 - distributed RAM, 414
 - enhancements, 417–418
 - interconnect lines of, 414–416
 - I/O block (IOB), 416–417
 - series, 412
 - Spartan-6 FPGA family, 421–422
 - Spartan II, 418–421
 - Virtex, 423–424
- XOR gate, 402
- XOR operation, 394

Contents

1. [Digital Design With an Introduction to the Verilog HDL, VHDL, and SystemVerilog](#)
2. [Digital Design With an Introduction to the Verilog HDL, VHDL, and SystemVerilog](#)
3. [Contents](#)
4. [Preface](#)
 1. [MULTIMODAL LEARNING](#)
 2. [FLEXIBILITY](#)
 3. [NEW TO THIS EDITION](#)
 4. [DESIGN METHODOLOGY](#)
 5. [JUST ENOUGH HDL](#)
 6. [VERIFICATION](#)
 7. [HDL CONTENT](#)
5. [Chapter 1 Digital Systems and Binary Numbers](#)
 1. [CHAPTER OBJECTIVES](#)
 2. [1.1 DIGITAL SYSTEMS](#)
 3. [1.2 BINARY NUMBERS](#)
 1. [Practice Exercise 1.1](#)
 4. [1.3 NUMBER-BASE CONVERSIONS](#)
 1. [Practice Exercise 1.2](#)
 5. [1.4 OCTAL AND HEXADECIMAL NUMBERS](#)
 1. [Practice Exercise 1.3](#)
 2. [Practice Exercise 1.4](#)
 6. [1.5 COMPLEMENTS OF NUMBERS](#)
 1. [Diminished Radix Complement](#)
 2. [Radix Complement](#)
 1. [Practice Exercise 1.5](#)
 3. [Subtraction with Complements](#)
 1. [Practice Exercise 1.6](#)
 2. [Practice Exercise 1.7](#)
 7. [1.6 SIGNED BINARY NUMBERS](#)
 1. [Practice Exercise 1.8](#)
 2. [Practice Exercise 1.9](#)
 3. [Practice Exercise 1.10](#)
 4. [Practice Exercise 1.11](#)
 5. [Practice Exercise 1.12](#)

6. [Practice Exercise 1.13](#)
7. [Arithmetic Addition](#)
8. [Arithmetic Subtraction](#)
 1. [Practice Exercise 1.14 – Using 2's complements, find the following sums:](#)
8. [1.7 BINARY CODES](#)
 1. [Binary-Coded Decimal Code](#)
 1. [Practice Exercise 1.15](#)
 2. [BCD Addition](#)
 1. [Practice Exercise 1.16](#)
 3. [Decimal Arithmetic](#)
 1. [Practice Exercise 1.17](#)
 4. [Other Decimal Codes](#)
 5. [Gray Code](#)
 6. [ASCII Character Code](#)
 7. [Error-Detecting Code](#)
 1. [Practice Exercise 1.18](#)
9. [1.8 BINARY STORAGE AND REGISTERS](#)
 1. [Registers](#)
 2. [Register Transfer](#)
10. [1.9 BINARY LOGIC](#)
 1. [Definition of Binary Logic](#)
 2. [Logic Gates](#)
11. [PROBLEMS](#)
12. [REFERENCES](#)
13. [WEB SEARCH TOPICS](#)
6. [Chapter 2 Boolean Algebra and Logic Gates](#)
 1. [CHAPTER OBJECTIVES](#)
 2. [2.1 INTRODUCTION](#)
 3. [2.2 BASIC DEFINITIONS](#)
 4. [2.3 AXIOMATIC DEFINITION OF BOOLEAN ALGEBRA](#)
 1. [Two-Valued Boolean Algebra](#)
 5. [2.4 BASIC THEOREMS AND PROPERTIES OF BOOLEAN ALGEBRA](#)
 1. [Duality](#)
 2. [Basic Theorems](#)
 3. [Operator Precedence](#)
 1. [Practice Exercise 2.1](#)
 2. [Practice Exercise 2.2](#)
 6. [2.5 BOOLEAN FUNCTIONS](#)

1. [Algebraic Manipulation](#)
2. [Complement of a Function](#)
 1. [Practice Exercise 2.3](#)
 2. [Practice Exercise 2.4](#)
 3. [Practice Exercise 2.5](#)
 4. [Practice Exercise 2.6](#)
7. [2.6 CANONICAL AND STANDARD FORMS](#)
 1. [Minterms and Maxterms](#)
 2. [Sum of Minterms](#)
 3. [Product of Maxterms](#)
 4. [Conversion between Canonical Forms](#)
 1. [Practice Exercise 2.7](#)
 2. [Practice Exercise 2.8](#)
 3. [Practice Exercise 2.9](#)
 5. [Standard Forms](#)
 1. [Practice Exercise 2.10](#)
 2. [Practice Exercise 2.11](#)
 3. [Practice Exercise 2.12](#)
8. [2.7 OTHER LOGIC OPERATIONS](#)
9. [2.8 DIGITAL LOGIC GATES](#)
 1. [Extension to Multiple Inputs](#)
 2. [Positive and Negative Logic](#)
 1. [Practice Exercise 2.13](#)
 2. [Practice Exercise 2.14](#)
10. [2.9 INTEGRATED CIRCUITS](#)
 1. [Levels of Integration](#)
 2. [Digital Logic Families](#)
 3. [Computer-Aided Design of VLSI Circuits](#)
11. [PROBLEMS](#)
12. [REFERENCES](#)
13. [WEB SEARCH TOPICS](#)
7. [Chapter 3 Gate-Level Minimization](#)
 1. [CHAPTER OBJECTIVES](#)
 2. [3.1 INTRODUCTION](#)
 3. [3.2 THE MAP METHOD](#)
 1. [Two-Variable K-Map](#)
 2. [Three-Variable K-Map](#)
 1. [Practice Exercise 3.1](#)
 2. [Practice Exercise 3.2](#)
 3. [Practice Exercise 3.3](#)

4. [Practice Exercise 3.4](#)
4. [3.3 FOUR-VARIABLE K-MAP](#)
 1. [Practice Exercise 3.5](#)
 2. [Practice Exercise 3.6](#)
 3. [Prime Implicants](#)
 1. [Practice Exercise 3.7](#)
 4. [Five-Variable K-Map](#)
5. [3.4 PRODUCT-OF-SUMS SIMPLIFICATION](#)
 1. [Practice Exercise 3.8](#)
6. [3.5 DON'T-CARE CONDITIONS](#)
 1. [Practice Exercise 3.9](#)
7. [3.6 NAND AND NOR IMPLEMENTATION](#)
 1. [NAND Circuits](#)
 2. [Two-Level Implementation](#)
 1. [Practice Exercise 3.10](#)
 3. [Multilevel NAND Circuits](#)
 4. [NOR Implementation](#)
 1. [Practice Exercise 3.11](#)
8. [3.7 OTHER TWO-LEVEL IMPLEMENTATIONS](#)
 1. [Nondegenerate Forms](#)
 2. [AND–OR–INVERT Implementation](#)
 3. [OR–AND–INVERT Implementation](#)
 4. [Tabular Summary and Example](#)
9. [3.8 EXCLUSIVE-OR FUNCTION](#)
 1. [Odd Function](#)
 2. [Parity Generation and Checking](#)
10. [3.9 HARDWARE DESCRIPTION LANGUAGES \(HDLs\)](#)
 1. [Design Encapsulation and Modeling with HDLs](#)
 2. [Verilog—Design Encapsulation](#)
 1. [Practice Exercise 3.12 – Verilog](#)
 3. [VHDL—Design Encapsulation](#)
 1. [Practice Exercise 3.13 – VHDL](#)
 4. [Structural \(Gate-Level\) Modeling](#)
 5. [Verilog](#)
 6. [Gate Delays](#)
 7. [VHDL Packages, Libraries, and Logic Systems](#)
11. [3.10 TRUTH TABLES IN HDLs](#)
 1. [Verilog—User-Defined Primitives](#)
 2. [VHDL—Truth Tables](#)
12. [PROBLEMS](#)

13. [REFERENCES](#)
14. [WEB SEARCH TOPICS](#)
8. [Chapter 4 Combinational Logic](#)
 1. [CHAPTER OBJECTIVES](#)
 2. [4.1 INTRODUCTION](#)
 3. [4.2 COMBINATIONAL CIRCUITS](#)
 4. [4.3 ANALYSIS OF COMBINATIONAL CIRCUITS](#)
 1. [Practice Exercise 4.1](#)
 5. [4.4 DESIGN PROCEDURE](#)
 1. [Code Conversion Example](#)
 6. [4.5 BINARY ADDER–SUBTRACTOR](#)
 1. [Half Adder](#)
 2. [Full Adder](#)
 1. [Practice Exercise 4.2](#)
 3. [Binary Adder](#)
 4. [Carry Propagation](#)
 1. [Practice Exercise 4.3](#)
 2. [Practice Exercise 4.4](#)
 3. [Practice Exercise 4.5](#)
 5. [Binary Subtractor](#)
 1. [Practice Exercise 4.6](#)
 6. [Overflow](#)
 7. [4.6 DECIMAL ADDER](#)
 1. [BCD Adder](#)
 8. [4.7 BINARY MULTIPLIER](#)
 9. [4.8 MAGNITUDE COMPARATOR](#)
 1. [Practice Exercise 4.7](#)
 10. [4.9 DECODERS](#)
 1. [Practice Exercise 4.8](#)
 2. [Combinational Logic Implementation](#)
 11. [4.10 ENCODERS](#)
 1. [Priority Encoder](#)
 12. [4.11 MULTIPLEXERS](#)
 1. [Boolean Function Implementation with Multiplexers](#)
 1. [Practice Exercise 4.9](#)
 2. [Three-State Gates](#)
 13. [4.12 HDL MODELS OF COMBINATIONAL CIRCUITS](#)
 1. [Gate-Level Modeling](#)
 1. [Verilog \(Primitives\)](#)
 2. [Verilog \(Vectors\)](#)

3. [VHDL \(User-Defined Components\)](#)
 1. [Verilog](#)
 2. [Practice Exercise 4.10 \(Verilog\)](#)
 3. [Practice Exercise 4.10 \(VHDL\)](#)
 2. [Hierarchical Modeling](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [HDL Models of Three-State Gates](#)
 1. [Verilog \(Predefined Buffers and Inverters\)](#)
 2. [VHDL \(User-Defined Buffers and Inverters\)](#)
 1. [Practice Exercise 4.11](#)
 2. [Practice Exercise 4.12—\(VHDL\)](#)
 4. [Number Representation](#)
 1. [Verilog](#)
 2. [VHDL](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [Practice Exercise 4.13](#)
 5. [Dataflow Modeling](#)
 1. [Verilog \(Predefined Data Types\)](#)
 2. [Verilog \(Predefined Operators\)](#)
 3. [VHDL \(Predefined Data Types\)](#)
 4. [VHDL \(Vectors, Arrays\)](#)
 5. [VHDL \(Predefined Operators, Concurrent Signal Assignment\)](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [Verilog](#)
 4. [VHDL](#)
 5. [Verilog](#)
 6. [VHDL](#)
 6. [Verilog \(Conditional Operator\)](#)
 7. [VHDL \(Conditional Signal Assignment\)](#)
 1. [Verilog](#)
 2. [VHDL](#)
14. [4.13 BEHAVIORAL MODELING](#)
 1. [Verilog \(Procedural Assignment Statements\)](#)
 2. [VHDL \(Process Statements, Variables\)](#)
 1. [Verilog](#)
 2. [VHDL](#)

3. [Verilog \(Procedural Statement\)](#)
 4. [VHDL \(process, if Statement\)](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [VHDL \(Conditional and Selected Signal Assignments\)](#)
 4. [Verilog \(case, casex, casez Statements\)](#)
 1. [VHDL \(case Statement\)](#)
15. [4.14 WRITING A SIMPLE TESTBENCH](#)
16. [4.15 LOGIC SIMULATION](#)
17. [PROBLEMS](#)
18. [REFERENCES](#)
19. [WEB SEARCH TOPICS](#)
9. [Chapter 5 Synchronous Sequential Logic](#)
 1. [CHAPTER OBJECTIVES](#)
 2. [5.1 INTRODUCTION](#)
 3. [5.2 SEQUENTIAL CIRCUITS](#)
 1. [Practice Exercise 5.1](#)
 4. [5.3 STORAGE ELEMENTS: LATCHES](#)
 1. [SR Latch](#)
 1. [Practice Exercise 5.2](#)
 2. [D Latch \(Transparent Latch\)](#)
 1. [Practice Exercise 5.3](#)
 5. [5.4 STORAGE ELEMENTS: FLIP-FLOPS](#)
 1. [Edge-Triggered D Flip-Flop](#)
 1. [Practice Exercise 5.4](#)
 2. [Other Flip-Flops](#)
 3. [Characteristic Tables](#)
 4. [Characteristic Equations](#)
 5. [Direct Inputs](#)
 1. [Practice Exercise 5.5](#)
 6. [5.5 ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS](#)
 1. [State Equations](#)
 2. [State Table](#)
 3. [State Diagram](#)
 4. [Flip-Flop Input Equations](#)
 5. [Analysis with D Flip-Flops](#)
 1. [Practice Exercise 5.6](#)
 6. [Analysis with JK Flip-Flops](#)
 1. [Practice Exercise 5.7](#)
 7. [Analysis with T Flip-Flops](#)

8. [Mealy and Moore Models of Finite State Machines](#)
 1. [Practice Exercise 5.8](#)
 2. [Practice Exercise 5.9](#)
 3. [Practice Exercise 5.10](#)
 4. [Practice Exercise 5.11](#)
 5. [Practice Exercise 5.12](#)
 6. [Practice Exercise 5.13](#)
 7. [Practice Exercise 5.14](#)
7. [5.6 SYNTHESIZABLE HDL MODELS OF SEQUENTIAL CIRCUITS](#)
 1. [Behavioral Modeling with Verilog](#)
 1. [Practice Exercise 5.15—Verilog](#)
 2. [Practice Exercise 5.16—Verilog](#)
 3. [Practice Exercise 5.17—Verilog](#)
 4. [Practice Exercise 5.18—Verilog](#)
 5. [Practice Exercise 5.19—Verilog](#)
 2. [Behavioral Modeling with VHDL](#)
 1. [Practice Exercise 5.20—VHDL](#)
 3. [HDL Models of Latches and Flip-Flops](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [Practice Exercise 5.21—VHDL](#)
 1. [Verilog](#)
 4. [Practice Exercise 5.22—Verilog](#)
 4. [VHDL](#)
 1. [Practice Exercise 5.23—VHDL](#)
 5. [Reset Signals](#)
 6. [Alternative Models of Flip-Flops](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [Verilog](#)
 4. [VHDL](#)
 7. [State Diagram-Based HDL Models](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [Verilog](#)
 4. [Practice Exercise 5.24—Verilog](#)
 8. [VHDL](#)
 9. [Structural Description of Clocked Sequential Circuits](#)
[Verilog](#)

1. [Verilog](#)
 2. [VHDL](#)
 3. [Practice Exercise 5.25—VHDL](#)
8. [5.7 STATE REDUCTION AND ASSIGNMENT](#)
 1. [State Reduction](#)
 2. [State Assignment](#)
9. [5.8 DESIGN PROCEDURE](#)
 1. [Synthesis Using D Flip-Flops](#)
 2. [Excitation Tables](#)
 3. [Synthesis Using JK Flip-Flops](#)
 4. [Synthesis Using T Flip-Flops](#)
10. [PROBLEMS](#)
11. [REFERENCES](#)
12. [WEB SEARCH TOPICS](#)
10. [Chapter 6 Registers and Counters](#)
 1. [CHAPTER OBJECTIVES](#)
 2. [6.1 REGISTERS](#)
 1. [Register with Parallel Load](#)
 3. [6.2 SHIFT REGISTERS](#)
 1. [Practice Exercise 6.1](#)
 2. [Serial Transfer](#)
 3. [Serial Addition](#)
 1. [Practice Exercise 6.2](#)
 4. [Universal Shift Register](#)
 4. [6.3 RIPPLE COUNTERS](#)
 1. [Binary Ripple Counter](#)
 2. [BCD Ripple Counter](#)
 5. [6.4 SYNCHRONOUS COUNTERS](#)
 1. [Binary Counter](#)
 2. [Up–Down Binary Counter](#)
 3. [BCD Counter](#)
 4. [Binary Counter with Parallel Load](#)
 1. [Practice Exercise 6.3](#)
 6. [6.5 OTHER COUNTERS](#)
 1. [Counter with Unused States](#)
 2. [Ring Counter](#)
 3. [Johnson Counter](#)
 7. [6.6 HDL MODELS OF REGISTERS AND COUNTERS](#)
 1. [Shift Register](#)
 1. [Verilog](#)

- 2. [Verilog](#)
 - 3. [VHDL](#)
- 2. [Synchronous Counter](#)
 - 1. [Verilog](#)
 - 2. [VHDL](#)
- 3. [Ripple Counter](#)
 - 1. [Verilog](#)
 - 2. [Practice Exercise 6.3 – Verilog](#)
 - 1. [VHDL](#)
 - 3. [Practice Exercise 6.3 – VHDL](#)
- 8. [PROBLEMS](#)
- 9. [REFERENCES](#)
- 10. [WEB SEARCH TOPICS](#)
- 11. [Chapter 7 Memory and Programmable Logic](#)
 - 1. [CHAPTER OBJECTIVES](#)
 - 2. [7.1 INTRODUCTION](#)
 - 3. [7.2 RANDOM-ACCESS MEMORY](#)
 - 1. [Write and Read Operations](#)
 - 2. [Memory Description in HDL](#)
 - 1. [Verilog](#)
 - 3. [Timing Waveforms](#)
 - 4. [Types of Memories](#)
 - 4. [7.3 MEMORY DECODING](#)
 - 1. [Internal Construction](#)
 - 2. [Coincident Decoding](#)
 - 3. [Address Multiplexing](#)
 - 5. [7.4 ERROR DETECTION AND CORRECTION](#)
 - 1. [Hamming Code](#)
 - 2. [Single-Error Correction, Double-Error Detection](#)
 - 6. [7.5 READ-ONLY MEMORY](#)
 - 1. [Combinational Circuit Implementation](#)
 - 2. [Types of ROMs](#)
 - 3. [Combinational PLDs](#)
 - 7. [7.6 PROGRAMMABLE LOGIC ARRAY](#)
 - 8. [7.7 PROGRAMMABLE ARRAY LOGIC](#)
 - 9. [7.8 SEQUENTIAL PROGRAMMABLE DEVICES](#)
 - 1. [Xilinx FPGAs](#)
 - 2. [Basic Xilinx Architecture](#)
 - 3. [Configurable Logic Block \(CLB\)](#)
 - 4. [Distributed RAM](#)

5. [Interconnect Resources](#)
6. [I/O Block \(IOB\)](#)
7. [Enhancements](#)
8. [Xilinx Spartan II FPGAs](#)
9. [SPARTAN-6 FPGA Family](#)
10. [Xilinx Virtex FPGAs](#)
10. [PROBLEMS](#)
11. [REFERENCES](#)
12. [WEB SEARCH TOPICS](#)
12. [Chapter 8 Design at the Register Transfer Level](#)
 1. [Chapter Objectives](#)
 2. [8.1 INTRODUCTION](#)
 3. [8.2 REGISTER TRANSFER LEVEL \(RTL\) NOTATION](#)
 4. [8.3 RTL DESCRIPTIONS](#)
 1. [VERILOG \(Edge- and Level-Sensitive Behaviors\)](#)
 1. [Practice Exercise 8.1–Verilog](#)
 2. [VHDL \(Edge- and Level-Sensitive Processes\)](#)
 1. [Practice Exercise 8.2 – VHDL](#)
 3. [Operators](#)
 1. [Verilog](#)
 1. [Practice Exercise 8.3 – Verilog](#)
 2. [Practice Exercise 8.4 – Verilog](#)
 3. [Practice Exercise 8.5 – Verilog](#)
 2. [VHDL](#)
 1. [Practice Exercise 8.6 – VHDL](#)
 2. [Practice Exercise 8.7 – VHDL](#)
 4. [Loop Statements](#)
 1. [Verilog](#)
 1. [Practice Exercise 8.8 – Verilog](#)
 2. [VHDL](#)
 1. [Practice Exercise 8.9 – VHDL](#)
 2. [Verilog](#)
 3. [VHDL](#)
 5. [Logic Synthesis with HDLs](#)
 1. [Verilog](#)
 2. [VHDL](#)
 6. [Flowchart for Design](#)
 5. [8.4 ALGORITHMIC STATE MACHINES \(ASMS\)](#)
 1. [ASM Chart](#)
 2. [ASM Block](#)

3. [Simplifications of an ASM Chart](#)
4. [Timing Considerations](#)
 1. [Practice Exercise 8.10](#)
5. [ASMD Chart—The Rosetta Stone of Systematic Design](#)
6. [8.5 DESIGN EXAMPLE \(ASMD CHART\)](#)
 1. [ASMD Chart](#)
 2. [Timing Sequence](#)
 1. [Practice Exercise 8.11](#)
 3. [Smart and Effective Controller and Datapath Hardware Design](#)
 4. [Register Transfer Representation](#)
 5. [State Table](#)
 6. [Control Logic](#)
7. [8.6 HDL DESCRIPTION OF DESIGN EXAMPLE](#)
 1. [RTL Description](#)
 1. [Verilog](#)
 2. [VHDL](#)
 2. [Testing the HDL Description](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [Structural Description](#)
 1. [Verilog](#)
 1. [Verilog](#)
 2. [VHDL](#)
8. [8.7 SEQUENTIAL BINARY MULTIPLIER](#)
 1. [Register Configuration](#)
 2. [ASMD Chart](#)
9. [8.8 CONTROL LOGIC](#)
 1. [Sequence Register and Decoder](#)
 2. [One-Hot Design \(One Flip-Flop per State\)](#)
10. [8.9 HDL DESCRIPTION OF BINARY MULTIPLIER](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [Testing the Multiplier](#)
 1. [Verilog](#)
 4. [VHDL](#)
 5. [Behavioral Description of a Parallel Multiplier](#)
 1. [Verilog](#)
 2. [VHDL](#)
11. [8.10 DESIGN WITH MULTIPLEXERS](#)

1. [Design Example: Count the Number of Ones in a Register](#)
 1. [Verilog](#)
 2. [VHDL](#)
 3. [Testing the Ones Counter](#)
12. [8.11 RACE-FREE DESIGN \(SOFTWARE RACE CONDITIONS\)](#)
13. [8.12 LATCH-FREE DESIGN \(WHY WASTE SILICON?\)](#)
14. [8.13 SYSTEMVERILOG—AN INTRODUCTION](#)
 1. [New Data types](#)
 2. [User-Defined Data Types](#)
 1. [Practice Exercise 8.12](#)
 3. [Naming Convention](#)
 4. [Enumerated Types](#)
 1. [Practice Exercise 8.13 \(Enumerated type\)](#)
 5. [Compilation Unit](#)
 6. [Explicit Behavioral Intent](#)
 1. [Practice Exercise 8.14](#)
 7. [Bottom-Testing Loop](#)
 8. [Operators](#)
 9. [\(case . . . inside\)](#)
15. [PROBLEMS](#)
16. [REFERENCES](#)
17. [WEB SEARCH TOPICS](#)
13. [Chapter 9 Laboratory Experiments with Standard ICs and FPGAs](#)
 1. [9.1 INTRODUCTION TO EXPERIMENTS](#)
 2. [9.2 EXPERIMENT 1: BINARY AND DECIMAL NUMBERS](#)
 1. [Binary Count](#)
 2. [Oscilloscope Display](#)
 3. [BCD Count](#)
 4. [Output Pattern](#)
 5. [Other Counts](#)
 3. [9.3 EXPERIMENT 2: DIGITAL LOGIC GATES](#)
 1. [Truth Tables](#)
 2. [Waveforms](#)
 3. [Propagation Delay](#)
 4. [Universal NAND Gate](#)
 5. [NAND Circuit](#)
 4. [9.4 EXPERIMENT 3: SIMPLIFICATION OF BOOLEAN FUNCTIONS](#)
 1. [Logic Diagram](#)

2. [Boolean Functions](#)
 3. [Complement](#)
5. [9.5 EXPERIMENT 4: COMBINATIONAL CIRCUITS](#)
 1. [Design Example](#)
 2. [Majority Logic](#)
 3. [Parity Generator](#)
 4. [Decoder Implementation](#)
6. [9.6 EXPERIMENT 5: CODE CONVERTERS](#)
 1. [Gray Code to Binary](#)
 2. [9's Complementer](#)
 3. [Seven-Segment Display](#)
7. [9.7 EXPERIMENT 6: DESIGN WITH MULTIPLEXERS](#)
 1. [Design Specifications](#)
8. [9.8 EXPERIMENT 7: ADDERS AND SUBTRACTORS](#)
 1. [Half Adder](#)
 2. [Full Adder](#)
 3. [Parallel Adder](#)
 4. [Adder–Subtractor](#)
 5. [Magnitude Comparator](#)
9. [9.9 EXPERIMENT 8: FLIP-FLOPS](#)
 1. [SR Latch](#)
 2. [D Latch](#)
 3. [Master–Slave Flip-Flop](#)
 4. [Edge-Triggered Flip-Flop](#)
 5. [IC Flip-Flops](#)
10. [9.10 EXPERIMENT 9: SEQUENTIAL CIRCUITS](#)
 1. [Up–Down Counter with Enable](#)
 2. [State Diagram](#)
 3. [Design of Counter](#)
11. [9.11 EXPERIMENT 10: COUNTERS](#)
 1. [Ripple Counter](#)
 2. [Synchronous Counter](#)
 3. [Decimal Counter](#)
 4. [Binary Counter with Parallel Load](#)
12. [9.12 EXPERIMENT 11: SHIFT REGISTERS](#)
 1. [IC Shift Register](#)
 2. [Ring Counter](#)
 3. [Feedback Shift Register](#)
 4. [Bidirectional Shift Register](#)
 5. [Bidirectional Shift Register with Parallel Load](#)

13. [9.13 EXPERIMENT 12: SERIAL ADDITION](#)
 1. [Serial Adder](#)
 2. [Testing the Adder](#)
 3. [Serial Adder–Subtractor](#)
14. [9.14 EXPERIMENT 13: MEMORY UNIT](#)
 1. [IC RAM](#)
 2. [Testing the RAM](#)
 3. [ROM Simulator](#)
 4. [Memory Expansion](#)
15. [9.15 EXPERIMENT 14: LAMP HANDBALL](#)
 1. [IC Type 74194](#)
 2. [Logic Diagram](#)
 3. [Circuit Analysis](#)
 4. [Playing the Game](#)
 5. [Counting the Number of Losses](#)
 6. [Lamp Ping-Pong™](#)
16. [9.16 EXPERIMENT 15: CLOCK-PULSE GENERATOR](#)
 1. [IC Timer](#)
 2. [Circuit Operation](#)
 3. [Clock-Pulse Generator](#)
17. [9.17 EXPERIMENT 16: PARALLEL ADDER AND ACCUMULATOR](#)
 1. [Block Diagram](#)
 2. [Control of Register](#)
 3. [Carry Circuit](#)
 4. [Detailed Circuit](#)
 5. [Checking the Circuit](#)
 6. [Circuit Operation](#)
18. [9.18 EXPERIMENT 17: BINARY MULTIPLIER](#)
 1. [Block Diagram](#)
 2. [Control of Registers](#)
 3. [Multiplication Example](#)
 4. [Datapath Design](#)
 5. [Design of Control](#)
 6. [Checking the Multiplier](#)
19. [9.19 HDL SIMULATION EXPERIMENTS AND RAPID PROTOTYPING WITH FPGAS](#)
 1. [HDL Supplement to Experiment 1 \(Section 9.2\)](#)
 2. [HDL Supplement to Experiment 2 \(Section 9.3\)](#)
 3. [HDL Supplement to Experiment 4 \(Section 9.5\)](#)

- [4. HDL Supplement to Experiment 5 \(Section 9.6\)](#)
 - [5. HDL Supplement to Experiment 7 \(Section 9.8\)](#)
 - [6. HDL Supplement to Experiment 8 \(Section 9.9\)](#)
 - [7. HDL Supplement to Experiment 9 \(Section 9.10\)](#)
 - [8. HDL Supplement to Experiment 10 \(Section 9.11\)](#)
 - [9. HDL Supplement to Experiment 11 \(Section 9.12\)](#)
 - [10. HDL Supplement to Experiment 13 \(Section 9.14\)](#)
 - [11. HDL Supplement to Experiment 14 \(Section 9.15\)](#)
 - [12. HDL Supplement to Experiment 16 \(Section 9.17\)](#)
 - [13. HDL Supplement to Experiment 17 \(Section 9.18\)](#)
14. [Chapter 10 Standard Graphic Symbols](#)
 - [1. 10.1 RECTANGULAR-SHAPE SYMBOLS](#)
 - [2. 10.2 QUALIFYING SYMBOLS](#)
 - [3. 10.3 DEPENDENCY NOTATION](#)
 - [4. 10.4 SYMBOLS FOR COMBINATIONAL ELEMENTS](#)
 - [5. 10.5 SYMBOLS FOR FLIP-FLOPS](#)
 - [6. 10.6 SYMBOLS FOR REGISTERS](#)
 - [7. 10.7 SYMBOLS FOR COUNTERS](#)
 - [8. 10.8 SYMBOL FOR RAM](#)
 - [9. PROBLEMS](#)
 - [10. REFERENCES](#)
 - [11. WEB SEARCH TOPICS](#)
15. [Appendix Semiconductors and CMOS Integrated Circuits](#)
 - [1. A.1 COMPLEMENTARY MOS](#)
 - [1. CMOS Characteristics](#)
 - [2. A.2 CMOS TRANSMISSION GATE CIRCUITS](#)
 - [3. A.3 SWITCH-LEVEL MODELING WITH HDL](#)
 - [1. Transmission Gate](#)
 - [4. WEB SEARCH TOPICS](#)
16. [Answers to Selected Problems](#)
17. [Index](#)
 - [1. A](#)
 - [2. B](#)
 - [3. C](#)
 - [4. D](#)
 - [5. E](#)
 - [6. F](#)
 - [7. G](#)
 - [8. H](#)
 - [9. I](#)

10. [J](#)
11. [K](#)
12. [L](#)
13. [M](#)
14. [N](#)
15. [O](#)
16. [P](#)
17. [Q](#)
18. [R](#)
19. [S](#)
20. [T](#)
21. [U](#)
22. [V](#)
23. [W](#)
24. [X](#)

List of Illustrations

1. [FIGURE 1.1](#)
2. [FIGURE 1.2](#)
3. [FIGURE 1.3](#)
4. [FIGURE 1.4](#)
5. [FIGURE 1.5](#)
6. [FIGURE 1.6](#)
7. [FIGURE 2.1](#)
8. [FIGURE 2.2](#)
9. [FIGURE PE2.4](#)
10. [FIGURE 2.3](#)
11. [FIGURE 2.4](#)
12. [FIGURE 2.5](#)
13. [FIGURE 2.6](#)
14. [FIGURE 2.7](#)
15. [FIGURE 2.8](#)
16. [FIGURE 2.9](#)
17. [FIGURE 2.10](#)
18. [FIGURE P2.28](#)
19. [FIGURE P2.32](#)
20. [FIGURE P2.33](#)
21. [FIGURE 3.1](#)

22. [FIGURE 3.2](#)
23. [FIGURE 3.3](#)
24. [FIGURE 3.4](#)
25. [FIGURE 3.5](#)
26. [FIGURE 3.6](#)
27. [FIGURE 3.7](#)
28. [FIGURE 3.8](#)
29. [FIGURE 3.9](#)
30. [FIGURE 3.10](#)
31. [FIGURE 3.11](#)
32. [FIGURE 3.12](#)
33. [FIGURE 3.13](#)
34. [FIGURE 3.14](#)
35. [FIGURE 3.15](#)
36. [FIGURE 3.16](#)
37. [FIGURE 3.17](#)
38. [FIGURE 3.18](#)
39. [FIGURE 3.19](#)
40. [FIGURE 3.20](#)
41. [FIGURE 3.21](#)
42. [FIGURE 3.22](#)
43. [FIGURE 3.23](#)
44. [FIGURE 3.24](#)
45. [FIGURE 3.25](#)
46. [FIGURE 3.26](#)
47. [FIGURE 3.27](#)
48. [FIGURE 3.28](#)
49. [FIGURE 3.29](#)
50. [FIGURE 3.30](#)
51. [FIGURE 3.31](#)
52. [FIGURE 3.32](#)
53. [FIGURE 3.33](#)
54. [FIGURE 3.34](#)
55. [FIGURE 3.35](#)
56. [FIGURE PE3.12](#)
57. [FIGURE 3.36](#)
58. [FIGURE PE 3.13](#)
59. [FIGURE 3.37](#)
60. [FIGURE 3.38](#)
61. [FIGURE 3.39](#)

62. [FIGURE 3.40](#)
63. [FIGURE P3.38](#)
64. [FIGURE 4.1](#)
65. [FIGURE 4.2](#)
66. [FIGURE PE4.1](#)
67. [FIGURE 4.3](#)
68. [FIGURE 4.4](#)
69. [FIGURE 4.5](#)
70. [FIGURE 4.6](#)
71. [FIGURE 4.7](#)
72. [FIGURE 4.8](#)
73. [FIGURE 4.9](#)
74. [FIGURE 4.10](#)
75. [FIGURE 4.11](#)
76. [FIGURE 4.12](#)
77. [FIGURE 4.13](#)
78. [FIGURE 4.14](#)
79. [FIGURE 4.15](#)
80. [FIGURE 4.16](#)
81. [FIGURE 4.17](#)
82. [FIGURE 4.18](#)
83. [FIGURE 4.19](#)
84. [FIGURE 4.20](#)
85. [FIGURE PE4.8](#)
86. [FIGURE 4.21](#)
87. [FIGURE 4.22](#)
88. [FIGURE 4.23](#)
89. [FIGURE 4.24](#)
90. [FIGURE 4.25](#)
91. [FIGURE 4.26](#)
92. [FIGURE 4.27](#)
93. [FIGURE 4.28](#)
94. [FIGURE PE4.9](#)
95. [FIGURE 4.29](#)
96. [FIGURE 4.30](#)
97. [FIGURE 4.31](#)
98. [FIGURE 4.32](#)
99. [FIGURE 4.33](#)
100. [FIGURE 4.34](#)
101. [FIGURE 4.35](#)

- 102. [FIGURE 4.36](#)
- 103. [FIGURE 4.37](#)
- 104. [FIGURE 4.38](#)
- 105. [FIGURE 4.39](#)
- 106. [FIGURE 4.40](#)
- 107. [FIGURE 4.41](#)
- 108. [FIGURE P4.1](#)
- 109. [FIGURE P4.2](#)
- 110. [FIGURE P4.9](#)
- 111. [FIGURE P4.16](#)
- 112. [FIGURE 5.1](#)
- 113. [FIGURE 5.2](#)
- 114. [FIGURE 5.3](#)
- 115. [FIGURE 5.4](#)
- 116. [FIGURE 5.5](#)
- 117. [FIGURE 5.6](#)
- 118. [FIGURE 5.7](#)
- 119. [FIGURE 5.8](#)
- 120. [FIGURE 5.9](#)
- 121. [FIGURE 5.10](#)
- 122. [FIGURE 5.11](#)
- 123. [FIGURE 5.12](#)
- 124. [FIGURE 5.13](#)
- 125. [FIGURE 5.14](#)
- 126. [FIGURE 5.15](#)
- 127. [FIGURE 5.16](#)
- 128. [FIGURE 5.17](#)
- 129. [FIGURE 5.18](#)
- 130. [FIGURE 5.19](#)
- 131. [FIGURE 5.20](#)
- 132. [FIGURE 5.21](#)
- 133. [FIGURE 5.22](#)
- 134. [FIGURE 5.23](#)
- 135. [FIGURE 5.24](#)
- 136. [FIGURE 5.25](#)
- 137. [FIGURE 5.26](#)
- 138. [FIGURE 5.27](#)
- 139. [FIGURE 5.28](#)
- 140. [FIGURE 5.29](#)
- 141. [FIGURE 5.30](#)

- 42. [FIGURE 5.31](#)
- 43. [FIGURE 5.32](#)
- 44. [FIGURE 5.33](#)
- 45. [FIGURE 5.34](#)
- 46. [FIGURE P5.7](#)
- 47. [FIGURE P5.8](#)
- 48. [FIGURE P5.19](#)
- 49. [FIGURE P5.32](#)
- 50. [FIGURE P5.48](#)
- 51. [FIGURE P5.49](#)
- 52. [FIGURE 6.1](#)
- 53. [FIGURE 6.2](#)
- 54. [FIGURE 6.3](#)
- 55. [FIGURE PE 6.1](#)
- 56. [FIGURE 6.4](#)
- 57. [FIGURE 6.5](#)
- 58. [FIGURE 6.6](#)
- 59. [FIGURE 6.7](#)
- 60. [FIGURE 6.8](#)
- 61. [FIGURE 6.9](#)
- 62. [FIGURE 6.10](#)
- 63. [FIGURE 6.11](#)
- 64. [FIGURE 6.12](#)
- 65. [FIGURE 6.13](#)
- 66. [FIGURE 6.14](#)
- 67. [FIGURE 6.15](#)
- 68. [FIGURE 6.16](#)
- 69. [FIGURE 6.17](#)
- 70. [FIGURE 6.18](#)
- 71. [FIGURE 6.19](#)
- 72. [FIGURE P6.21](#)
- 73. [FIGURE P6.47](#)
- 74. [FIGURE P6.48](#)
- 75. [FIGURE 7.1](#)
- 76. [FIGURE 7.2](#)
- 77. [FIGURE 7.3](#)
- 78. [FIGURE 7.4](#)
- 79. [FIGURE 7.5](#)
- 80. [FIGURE 7.6](#)
- 81. [FIGURE 7.7](#)

- 82. [FIGURE 7.8](#)
- 83. [FIGURE 7.9](#)
- 84. [FIGURE 7.10](#)
- 85. [FIGURE 7.11](#)
- 86. [FIGURE 7.12](#)
- 87. [FIGURE 7.13](#)
- 88. [FIGURE 7.14](#)
- 89. [FIGURE 7.15](#)
- 90. [FIGURE 7.16](#)
- 91. [FIGURE 7.17](#)
- 92. [FIGURE 7.18](#)
- 93. [FIGURE 7.19](#)
- 94. [FIGURE 7.20](#)
- 95. [FIGURE 7.21](#)
- 96. [FIGURE 7.22](#)
- 97. [FIGURE 7.23](#)
- 98. [FIGURE 7.24](#)
- 99. [FIGURE 7.25](#)
- 100. [FIGURE 7.26](#)
- 101. [FIGURE 7.27](#)
- 102. [FIGURE 7.28](#)
- 103. [FIGURE 7.29](#)
- 104. [FIGURE 7.30](#)
- 105. [FIGURE 7.31](#)
- 106. [FIGURE 7.32](#)
- 107. [FIGURE P7.17](#)
- 108. [FIGURE PE 8.8](#)
- 109. [FIGURE PE 8.9](#)
- 110. [FIGURE 8.1](#)
- 111. [FIGURE 8.2](#)
- 112. [FIGURE 8.3](#)
- 113. [FIGURE 8.4](#)
- 114. [FIGURE 8.5](#)
- 115. [FIGURE 8.6](#)
- 116. [FIGURE 8.7](#)
- 117. [FIGURE 8.8](#)
- 118. [FIGURE PE 8.10](#)
- 119. [FIGURE 8.9](#)
- 120. [FIGURE 8.10](#)
- 121. [FIGURE 8.11](#)

- 22. [FIGURE 8.12](#)
- 23. [FIGURE 8.13](#)
- 24. [FIGURE 8.14](#)
- 25. [FIGURE 8.15](#)
- 26. [FIGURE 8.16](#)
- 27. [FIGURE 8.17](#)
- 28. [FIGURE 8.18](#)
- 29. [FIGURE 8.19](#)
- 30. [FIGURE 8.20](#)
- 31. [FIGURE 8.21](#)
- 32. [FIGURE 8.22](#)
- 33. [FIGURE 8.23](#)
- 34. [FIGURE 8.24](#)
- 35. [FIGURE P8.10](#)
- 36. [FIGURE P8.22](#)
- 37. [FIGURE P8.23](#)
- 38. [FIGURE P8.29](#)
- 39. [FIGURE P8.37](#)
- 40. [FIGURE P8.41](#)
- 41. [FIGURE 9.1](#)
- 42. [FIGURE 9.2](#)
- 43. [FIGURE 9.3](#)
- 44. [FIGURE 9.4](#)
- 45. [FIGURE 9.5](#)
- 46. [FIGURE 9.6](#)
- 47. [FIGURE 9.7](#)
- 48. [FIGURE 9.8](#)
- 49. [FIGURE 9.9](#)
- 50. [FIGURE 9.10](#)
- 51. [FIGURE 9.11](#)
- 52. [FIGURE 9.12](#)
- 53. [FIGURE 9.13](#)
- 54. [FIGURE 9.14](#)
- 55. [FIGURE 9.15](#)
- 56. [FIGURE 9.16](#)
- 57. [FIGURE 9.17](#)
- 58. [FIGURE 9.18](#)
- 59. [FIGURE 9.19](#)
- 60. [FIGURE 9.20](#)
- 61. [FIGURE 9.21](#)

- !62. [FIGURE 9.22](#)
- !63. [FIGURE 9.23](#)
- !64. [FIGURE 9.25](#)
- !65. [FIGURE 10.1](#)
- !66. [FIGURE 10.2](#)
- !67. [FIGURE 10.3](#)
- !68. [FIGURE 10.4](#)
- !69. [FIGURE 10.5](#)
- !70. [FIGURE 10.6](#)
- !71. [FIGURE 10.7](#)
- !72. [FIGURE 10.8](#)
- !73. [FIGURE 10.9](#)
- !74. [FIGURE 10.10](#)
- !75. [FIGURE 10.11](#)
- !76. [FIGURE 10.12](#)
- !77. [FIGURE 10.13](#)
- !78. [FIGURE 10.14](#)
- !79. [FIGURE 10.15](#)
- !80. [FIGURE A.1](#)
- !81. [FIGURE A.2](#)
- !82. [FIGURE A.3](#)
- !83. [FIGURE A.4](#)
- !84. [FIGURE A.5](#)
- !85. [FIGURE A.6](#)
- !86. [FIGURE A.7](#)
- !87. [FIGURE A.8](#)
- !88. [FIGURE A.9](#)
- !89. [FIGURE A.10](#)

List of Tables

- 1. [Table 1.1 Powers of Two](#)
- 2. [Table 1.2 Numbers with Different Bases](#)
- 3. [Table 1.3 Signed Binary Numbers](#)
- 4. [Table 1.4 Binary-Coded Decimal \(BCD\)](#)
- 5. [Table 1.5 Four Different Binary Codes for the Decimal Digits](#)
- 6. [Table 1.6 Gray Code](#)
- 7. [Table 1.7 American Standard Code for Information Interchange \(ASCII\)](#)

8. [Table 1.8 Truth Tables of Logical Operations](#)
9. [Table 2.1 Postulates and Theorems of Boolean Algebra](#)
10. [Table 2.2 Truth Tables for \$F_1\$ and \$F_2\$](#)
11. [Table 2.3 Minterms and Maxterms for Three Binary Variables](#)
12. [Table 2.4 Functions of Three Variables](#)
13. [Table 2.5 Truth Table for \$F = A + B' C\$](#)
14. [Table 2.6](#)
15. [Table 2.7 Truth Tables for the 16 Functions of Two Binary Variables](#)
16. [Table 2.8 Boolean Expressions for the 16 Functions of Two Variables](#)
17. [Table P2.27](#)
18. [Table 3.1 Truth Table of Function \$F\$](#)
19. [Table 3.2 Implementation with Other Two-Level Forms](#)
20. [Table 3.3 Even-Parity-Generator Truth Table](#)
21. [Table 3.4 Even-Parity-Checker Truth Table](#)
22. [Table 3.5 Output of Gates after Delay](#)
23. [Table 3.6 Logic Symbols of the IEEE std_logic_1164 Package](#)
24. [Table 4.1 Truth Table for the Logic Diagram of Fig. 4.2](#)
25. [Table 4.2 Truth Table for Code Conversion Example](#)
26. [Table 4.3 Half Adder](#)
27. [Table 4.4 Full Adder](#)
28. [Table 4.5 Derivation of BCD Adder](#)
29. [Table 4.6 Truth Table of a Three-to-Eight-Line Decoder](#)
30. [Table 4.7 Truth Table of an Octal-to-Binary Encoder](#)
31. [Table 4.8 Truth Table of a Priority Encoder](#)
32. [Table 4.9 Truth Table for Predefined Primitive Gates](#)
33. [Table 4.10 Some Verilog Operators](#)
34. [Table 4.11a SystemVerilog Assignment Operators 15](#)
35. [Table 4.11b SystemVerilog Increment/Decrement Operators](#)
36. [Table 4.12 Predefined VHDL Data Types](#)
37. [Table 4.13 VHDL Operators](#)
38. [Table 5.1 Flip-Flop Characteristic Tables](#)
39. [Table 5.2 State Table for the Circuit of Fig. 5.15](#)
40. [Table 5.3 Second Form of the State Table](#)
41. [Table 5.4 State Table for Sequential Circuit with JK Flip-Flops](#)
42. [Table 5.5 State Table for Sequential Circuit with T Flip-Flops](#)
43. [Table 5.6 State Table](#)
44. [Table 5.7 Reducing the State Table](#)
45. [Table 5.8 Reduced State Table](#)
46. [Table 5.9 Three Possible Binary State Assignments](#)
47. [Table 5.10 Reduced State Table with Binary Assignment 1](#)

48. [Table 5.11 State Table for Sequence Detector](#)
49. [Table 5.12 Flip-Flop Excitation Tables](#)
50. [Table 5.13 State Table and JK Flip-Flop Inputs](#)
51. [Table 5.14 State Table for Three-Bit Counter](#)
52. [Table 6.1 Serial-Transfer Example](#)
53. [Table 6.2 State Table for Serial Adder](#)
54. [Table 6.3 Function Table for the Register of Fig. 6.7](#)
55. [Table 6.4 Binary Count Sequence](#)
56. [Table 6.5 State Table for BCD Counter](#)
57. [Table 6.6 Function Table for the Counter of Fig. 6.14](#)
58. [Table 6.7 State Table for Counter](#)
59. [Table 7.1 Control Inputs to Memory Chip](#)
60. [Table 7.2 Range of Data Bits for k Check Bits](#)
61. [Table 7.3 ROM Truth Table \(Partial\)](#)
62. [Table 7.4 Truth Table for Circuit of Example 7.1](#)
63. [Table 7.5 PLA Programming Table](#)
64. [Table 7.6 PAL Programming Table](#)
65. [Table 7.7 Features of the Spartan-6 device family](#)
66. [Table 7.8 Features of the Virtex Ultrascale device family](#)
67. [Table 8.1 Verilog 2001, 2005 HDL Operators](#)
68. [Table 8.2 Verilog Operator Precedence](#)
69. [Table 8.3 Sequence of Operations for Design Example](#)
70. [Table 8.4 State Table for the Controller of Fig. 8.10](#)
71. [Table 8.5 Numerical Example For Binary Multiplier](#)
72. [Table 8.6 State Assignment for Control](#)
73. [Table 8.7 State Table for Control Circuit](#)
74. [Table 8.8 Multiplexer Input Conditions](#)
75. [Table 8.9 Multiplexer Input Conditions for Design Example](#)
76. [Table 9.1 Integrated Circuits Required for the Experiments](#)
77. [Table 10.1 General Qualifying Symbols](#)

Landmarks

1. [Frontmatter](#)
2. [Start of Content](#)
3. [backmatter](#)
4. [List of Illustrations](#)
5. [List of Tables](#)

1. [i](#)
2. [ii](#)
3. [iii](#)
4. [iv](#)
5. [v](#)
6. [vi](#)
7. [vii](#)
8. [viii](#)
9. [ix](#)
10. [x](#)
11. [xi](#)
12. [xii](#)
13. [xiii](#)
14. [xiv](#)
15. [xv](#)
16. [xvi](#)
17. [1](#)
18. [2](#)
19. [3](#)
20. [4](#)
21. [5](#)
22. [6](#)
23. [7](#)
24. [8](#)
25. [9](#)
26. [10](#)
27. [11](#)
28. [12](#)
29. [13](#)
30. [14](#)
31. [15](#)
32. [16](#)
33. [17](#)
34. [18](#)
35. [19](#)
36. [20](#)
37. [21](#)
38. [22](#)
39. [23](#)
40. [24](#)

41. [25](#)
42. [26](#)
43. [27](#)
44. [28](#)
45. [29](#)
46. [30](#)
47. [31](#)
48. [32](#)
49. [33](#)
50. [34](#)
51. [35](#)
52. [36](#)
53. [37](#)
54. [38](#)
55. [39](#)
56. [40](#)
57. [41](#)
58. [42](#)
59. [43](#)
60. [44](#)
61. [45](#)
62. [46](#)
63. [47](#)
64. [48](#)
65. [49](#)
66. [50](#)
67. [51](#)
68. [52](#)
69. [53](#)
70. [54](#)
71. [55](#)
72. [56](#)
73. [57](#)
74. [58](#)
75. [59](#)
76. [60](#)
77. [61](#)
78. [62](#)
79. [63](#)
80. [64](#)

81. [65](#)
82. [66](#)
83. [67](#)
84. [68](#)
85. [69](#)
86. [70](#)
87. [71](#)
88. [72](#)
89. [73](#)
90. [74](#)
91. [75](#)
92. [76](#)
93. [77](#)
94. [78](#)
95. [79](#)
96. [80](#)
97. [81](#)
98. [82](#)
99. [83](#)
100. [84](#)
101. [85](#)
102. [86](#)
103. [87](#)
104. [88](#)
105. [89](#)
106. [90](#)
107. [91](#)
108. [92](#)
109. [93](#)
110. [94](#)
111. [95](#)
112. [96](#)
113. [97](#)
114. [98](#)
115. [99](#)
116. [100](#)
117. [101](#)
118. [102](#)
119. [103](#)
120. [104](#)

- 21. [105](#)
- 22. [106](#)
- 23. [107](#)
- 24. [108](#)
- 25. [109](#)
- 26. [110](#)
- 27. [111](#)
- 28. [112](#)
- 29. [113](#)
- 30. [114](#)
- 31. [115](#)
- 32. [116](#)
- 33. [117](#)
- 34. [118](#)
- 35. [119](#)
- 36. [120](#)
- 37. [121](#)
- 38. [122](#)
- 39. [123](#)
- 40. [124](#)
- 41. [125](#)
- 42. [126](#)
- 43. [127](#)
- 44. [128](#)
- 45. [129](#)
- 46. [130](#)
- 47. [131](#)
- 48. [132](#)
- 49. [133](#)
- 50. [134](#)
- 51. [135](#)
- 52. [136](#)
- 53. [137](#)
- 54. [138](#)
- 55. [139](#)
- 56. [140](#)
- 57. [141](#)
- 58. [142](#)
- 59. [143](#)
- 60. [144](#)

- 61. [145](#)
- 62. [146](#)
- 63. [147](#)
- 64. [148](#)
- 65. [149](#)
- 66. [150](#)
- 67. [151](#)
- 68. [152](#)
- 69. [153](#)
- 70. [154](#)
- 71. [155](#)
- 72. [156](#)
- 73. [157](#)
- 74. [158](#)
- 75. [159](#)
- 76. [160](#)
- 77. [161](#)
- 78. [162](#)
- 79. [163](#)
- 80. [164](#)
- 81. [165](#)
- 82. [166](#)
- 83. [167](#)
- 84. [168](#)
- 85. [169](#)
- 86. [170](#)
- 87. [171](#)
- 88. [172](#)
- 89. [173](#)
- 90. [174](#)
- 91. [175](#)
- 92. [176](#)
- 93. [177](#)
- 94. [178](#)
- 95. [179](#)
- 96. [180](#)
- 97. [181](#)
- 98. [182](#)
- 99. [183](#)
- 100. [184](#)

- 201. [185](#)
- 202. [186](#)
- 203. [187](#)
- 204. [188](#)
- 205. [189](#)
- 206. [190](#)
- 207. [191](#)
- 208. [192](#)
- 209. [193](#)
- 210. [194](#)
- 211. [195](#)
- 212. [196](#)
- 213. [197](#)
- 214. [198](#)
- 215. [199](#)
- 216. [200](#)
- 217. [201](#)
- 218. [202](#)
- 219. [203](#)
- 220. [204](#)
- 221. [205](#)
- 222. [206](#)
- 223. [207](#)
- 224. [208](#)
- 225. [209](#)
- 226. [210](#)
- 227. [211](#)
- 228. [212](#)
- 229. [213](#)
- 230. [214](#)
- 231. [215](#)
- 232. [216](#)
- 233. [217](#)
- 234. [218](#)
- 235. [219](#)
- 236. [220](#)
- 237. [221](#)
- 238. [222](#)
- 239. [223](#)
- 240. [224](#)

- !41. [225](#)
- !42. [226](#)
- !43. [227](#)
- !44. [228](#)
- !45. [229](#)
- !46. [230](#)
- !47. [231](#)
- !48. [232](#)
- !49. [233](#)
- !50. [234](#)
- !51. [235](#)
- !52. [236](#)
- !53. [237](#)
- !54. [238](#)
- !55. [239](#)
- !56. [240](#)
- !57. [241](#)
- !58. [242](#)
- !59. [243](#)
- !60. [244](#)
- !61. [245](#)
- !62. [246](#)
- !63. [247](#)
- !64. [248](#)
- !65. [249](#)
- !66. [250](#)
- !67. [251](#)
- !68. [252](#)
- !69. [253](#)
- !70. [254](#)
- !71. [255](#)
- !72. [256](#)
- !73. [257](#)
- !74. [258](#)
- !75. [259](#)
- !76. [260](#)
- !77. [261](#)
- !78. [262](#)
- !79. [263](#)
- !80. [264](#)

- 281. [265](#)
- 282. [266](#)
- 283. [267](#)
- 284. [268](#)
- 285. [269](#)
- 286. [270](#)
- 287. [271](#)
- 288. [272](#)
- 289. [273](#)
- 290. [274](#)
- 291. [275](#)
- 292. [276](#)
- 293. [277](#)
- 294. [278](#)
- 295. [279](#)
- 296. [280](#)
- 297. [281](#)
- 298. [282](#)
- 299. [283](#)
- 300. [284](#)
- 301. [285](#)
- 302. [286](#)
- 303. [287](#)
- 304. [288](#)
- 305. [289](#)
- 306. [290](#)
- 307. [291](#)
- 308. [292](#)
- 309. [293](#)
- 310. [294](#)
- 311. [295](#)
- 312. [296](#)
- 313. [297](#)
- 314. [298](#)
- 315. [299](#)
- 316. [300](#)
- 317. [301](#)
- 318. [302](#)
- 319. [303](#)
- 320. [304](#)

- 321. [305](#)
- 322. [306](#)
- 323. [307](#)
- 324. [308](#)
- 325. [309](#)
- 326. [310](#)
- 327. [311](#)
- 328. [312](#)
- 329. [313](#)
- 330. [314](#)
- 331. [315](#)
- 332. [316](#)
- 333. [317](#)
- 334. [318](#)
- 335. [319](#)
- 336. [320](#)
- 337. [321](#)
- 338. [322](#)
- 339. [323](#)
- 340. [324](#)
- 341. [325](#)
- 342. [326](#)
- 343. [327](#)
- 344. [328](#)
- 345. [329](#)
- 346. [330](#)
- 347. [331](#)
- 348. [332](#)
- 349. [333](#)
- 350. [334](#)
- 351. [335](#)
- 352. [336](#)
- 353. [337](#)
- 354. [338](#)
- 355. [339](#)
- 356. [340](#)
- 357. [341](#)
- 358. [342](#)
- 359. [343](#)
- 360. [344](#)

- 361. [345](#)
- 362. [346](#)
- 363. [347](#)
- 364. [348](#)
- 365. [349](#)
- 366. [350](#)
- 367. [351](#)
- 368. [352](#)
- 369. [353](#)
- 370. [354](#)
- 371. [355](#)
- 372. [356](#)
- 373. [357](#)
- 374. [358](#)
- 375. [359](#)
- 376. [360](#)
- 377. [361](#)
- 378. [362](#)
- 379. [363](#)
- 380. [364](#)
- 381. [365](#)
- 382. [366](#)
- 383. [367](#)
- 384. [368](#)
- 385. [369](#)
- 386. [370](#)
- 387. [371](#)
- 388. [372](#)
- 389. [373](#)
- 390. [374](#)
- 391. [375](#)
- 392. [376](#)
- 393. [377](#)
- 394. [378](#)
- 395. [379](#)
- 396. [380](#)
- 397. [381](#)
- 398. [382](#)
- 399. [383](#)
- 400. [384](#)

- l01. [385](#)
- l02. [386](#)
- l03. [387](#)
- l04. [388](#)
- l05. [389](#)
- l06. [390](#)
- l07. [391](#)
- l08. [392](#)
- l09. [393](#)
- l10. [394](#)
- l11. [395](#)
- l12. [396](#)
- l13. [397](#)
- l14. [398](#)
- l15. [399](#)
- l16. [400](#)
- l17. [401](#)
- l18. [402](#)
- l19. [403](#)
- l20. [404](#)
- l21. [405](#)
- l22. [406](#)
- l23. [407](#)
- l24. [408](#)
- l25. [409](#)
- l26. [410](#)
- l27. [411](#)
- l28. [412](#)
- l29. [413](#)
- l30. [414](#)
- l31. [415](#)
- l32. [416](#)
- l33. [417](#)
- l34. [418](#)
- l35. [419](#)
- l36. [420](#)
- l37. [421](#)
- l38. [422](#)
- l39. [423](#)
- l40. [424](#)

- l41. [425](#)
- l42. [426](#)
- l43. [427](#)
- l44. [428](#)
- l45. [429](#)
- l46. [430](#)
- l47. [431](#)
- l48. [432](#)
- l49. [433](#)
- l50. [434](#)
- l51. [435](#)
- l52. [436](#)
- l53. [437](#)
- l54. [438](#)
- l55. [439](#)
- l56. [440](#)
- l57. [441](#)
- l58. [442](#)
- l59. [443](#)
- l60. [444](#)
- l61. [445](#)
- l62. [446](#)
- l63. [447](#)
- l64. [448](#)
- l65. [449](#)
- l66. [450](#)
- l67. [451](#)
- l68. [452](#)
- l69. [453](#)
- l70. [454](#)
- l71. [455](#)
- l72. [456](#)
- l73. [457](#)
- l74. [458](#)
- l75. [459](#)
- l76. [460](#)
- l77. [461](#)
- l78. [462](#)
- l79. [463](#)
- l80. [464](#)

- 181. [465](#)
- 182. [466](#)
- 183. [467](#)
- 184. [468](#)
- 185. [469](#)
- 186. [470](#)
- 187. [471](#)
- 188. [472](#)
- 189. [473](#)
- 190. [474](#)
- 191. [475](#)
- 192. [476](#)
- 193. [477](#)
- 194. [478](#)
- 195. [479](#)
- 196. [480](#)
- 197. [481](#)
- 198. [482](#)
- 199. [483](#)
- 200. [484](#)
- 201. [485](#)
- 202. [486](#)
- 203. [487](#)
- 204. [488](#)
- 205. [489](#)
- 206. [490](#)
- 207. [491](#)
- 208. [492](#)
- 209. [493](#)
- 210. [494](#)
- 211. [495](#)
- 212. [496](#)
- 213. [497](#)
- 214. [498](#)
- 215. [499](#)
- 216. [500](#)
- 217. [501](#)
- 218. [502](#)
- 219. [503](#)
- 220. [504](#)

- 521. [505](#)
- 522. [506](#)
- 523. [507](#)
- 524. [508](#)
- 525. [509](#)
- 526. [510](#)
- 527. [511](#)
- 528. [512](#)
- 529. [513](#)
- 530. [514](#)
- 531. [515](#)
- 532. [516](#)
- 533. [517](#)
- 534. [518](#)
- 535. [519](#)
- 536. [520](#)
- 537. [521](#)
- 538. [522](#)
- 539. [523](#)
- 540. [524](#)
- 541. [525](#)
- 542. [526](#)
- 543. [527](#)
- 544. [528](#)
- 545. [529](#)
- 546. [530](#)
- 547. [531](#)
- 548. [532](#)
- 549. [533](#)
- 550. [534](#)
- 551. [535](#)
- 552. [536](#)
- 553. [537](#)
- 554. [538](#)
- 555. [539](#)
- 556. [540](#)
- 557. [541](#)
- 558. [542](#)
- 559. [543](#)
- 560. [544](#)

- 561. [545](#)
- 562. [546](#)
- 563. [547](#)
- 564. [548](#)
- 565. [549](#)
- 566. [550](#)
- 567. [551](#)
- 568. [552](#)
- 569. [553](#)
- 570. [554](#)
- 571. [555](#)
- 572. [556](#)
- 573. [557](#)
- 574. [558](#)
- 575. [559](#)
- 576. [560](#)
- 577. [561](#)
- 578. [562](#)
- 579. [563](#)
- 580. [564](#)
- 581. [565](#)
- 582. [566](#)
- 583. [567](#)
- 584. [568](#)
- 585. [569](#)
- 586. [570](#)
- 587. [571](#)
- 588. [572](#)
- 589. [573](#)
- 590. [574](#)
- 591. [575](#)
- 592. [576](#)
- 593. [577](#)
- 594. [578](#)
- 595. [579](#)
- 596. [580](#)
- 597. [581](#)
- 598. [582](#)
- 599. [583](#)
- 600. [584](#)

- §01. [585](#)
- §02. [586](#)
- §03. [587](#)
- §04. [588](#)
- §05. [589](#)
- §06. [590](#)
- §07. [591](#)
- §08. [592](#)
- §09. [593](#)
- §10. [594](#)
- §11. [595](#)
- §12. [596](#)
- §13. [597](#)
- §14. [598](#)
- §15. [599](#)
- §16. [600](#)
- §17. [601](#)
- §18. [602](#)
- §19. [603](#)
- §20. [604](#)
- §21. [605](#)
- §22. [606](#)
- §23. [607](#)
- §24. [608](#)
- §25. [609](#)
- §26. [610](#)
- §27. [611](#)
- §28. [612](#)
- §29. [613](#)
- §30. [614](#)
- §31. [615](#)
- §32. [616](#)
- §33. [617](#)
- §34. [618](#)
- §35. [619](#)
- §36. [620](#)
- §37. [621](#)
- §38. [622](#)
- §39. [623](#)
- §40. [624](#)

- ፩41. [625](#)
- ፩42. [626](#)
- ፩43. [627](#)
- ፩44. [628](#)
- ፩45. [629](#)
- ፩46. [630](#)
- ፩47. [631](#)
- ፩48. [632](#)
- ፩49. [633](#)
- ፩50. [634](#)
- ፩51. [635](#)
- ፩52. [636](#)
- ፩53. [637](#)
- ፩54. [638](#)
- ፩55. [639](#)
- ፩56. [640](#)
- ፩57. [641](#)
- ፩58. [642](#)
- ፩59. [643](#)
- ፩60. [644](#)
- ፩61. [645](#)
- ፩62. [646](#)
- ፩63. [647](#)
- ፩64. [648](#)
- ፩65. [649](#)
- ፩66. [650](#)
- ፩67. [651](#)
- ፩68. [652](#)
- ፩69. [653](#)
- ፩70. [654](#)
- ፩71. [655](#)
- ፩72. [656](#)
- ፩73. [657](#)
- ፩74. [658](#)
- ፩75. [659](#)
- ፩76. [660](#)
- ፩77. [661](#)
- ፩78. [662](#)
- ፩79. [663](#)
- ፩80. [664](#)

- 381. [665](#)
- 382. [666](#)
- 383. [667](#)
- 384. [668](#)
- 385. [669](#)
- 386. [670](#)
- 387. [671](#)
- 388. [672](#)
- 389. [673](#)
- 390. [674](#)
- 391. [675](#)
- 392. [676](#)
- 393. [677](#)
- 394. [678](#)
- 395. [679](#)
- 396. [680](#)
- 397. [681](#)
- 398. [682](#)
- 399. [683](#)
- 700. [684](#)
- 701. [685](#)
- 702. [686](#)
- 703. [687](#)
- 704. [688](#)
- 705. [689](#)
- 706. [690](#)
- 707. [691](#)
- 708. [692](#)
- 709. [693](#)
- 710. [694](#)
- 711. [695](#)
- 712. [696](#)
- 713. [697](#)
- 714. [698](#)
- 715. [699](#)
- 716. [700](#)
- 717. [701](#)
- 718. [702](#)
- 719. [703](#)
- 720. [704](#)

In the input unit, the keyboard sends J, O, H, and N to the control unit, which produces 8 cells in the input register. The 8 cells from the input register are transferred to the processor register in the processor unit, leading to a sequence of 4 8-cell blocks. J = 0 1 0 0 1 0 1 0, O = 0 1 0 0 1 1 1 1, H = 1 1 0 0 1 0 0 0, N = 1 1 0 0 1 1 1 0. These blocks are then transferred to the memory unit, where they are combined in the memory register.

The memory unit contains two operands. Operand 1: 0 0 1 1 1 0 0 0 0 1. Operand 2: 0 0 0 1 0 0 0 0 1 0. Operand 1 becomes R 2 in the processor unit, and operand 2 becomes R 1 in the processor unit. Digital logic circuit for binary addition then combine R 1 and R 2 to produce R 3, 0 1 0 0 1 0 0 0 1 1. The sum then returns to the memory unit, yielding 0 0 0 0 0 0 0 0 0 0.

Part a: two-input, and, gate. The symbol is a half oval. Two parallel line segments for inputs x and y extend from the flat side of the half oval, and one line segment for output $z = x \text{ times } y$ extends from the opposite, curved side of the half oval. Part b: two-input, or, gate. The or symbol is the and symbol with the half oval replaced by a rounded arrow head. The symbol has inputs x and y and output $z = x + y$. Part c: not gate or inverter. The symbol is an arrow head centered on a line from x to x' , with an open circle at the point of the arrow.

For each of the following inputs and outputs, the binary sequence is represented by a square wave form, with a minimum for 0 and a maximum for 1. x: 0 1 1 0 0. y: 0 0 1 1 0. And, $x + y$: 0 1 1 1 0. Not, x prime: 1 0 0 1 1.

The diagram has the following paths. First path: input x , first and gate. Second path: input y , inverter, first and gate. Third path: first and gate, output x prime y , or gate. Fourth path: x , inverter, second and gate. Fifth path: y , second and gate. Sixth path: second and gate, output x y prime, or gate. The or gate yields output F .

The diagram has the following paths. First path: input x , first and gate. Second path: input y , inverter, first and gate. Third path: first and gate, output $x y$ prime, X or gate. Fourth path: x , inverter, second and gate. Fifth path: y , second and gate. Sixth path: second and gate, output x prime y , X or gate. The X or gate yields output F .

The table has columns for the following values from left to right: x, y, z, F. The row entries are as follows: row 1, 0 0 0 0; row 2, 0 0 1 1; row 3, 0 1 0 0; row 4, 0 1 1 1; row 5, 1 0 0 0; row 6, 1 0 1 0; row 7, 1 1 0 1; row 8, 1 1 1 1. In the F column, the ones are min terms, and the zeroes are max terms.

Part a: sum of products. Input y' or inputs x' and y and z or inputs x and y' yield output F_1 . Part b: product of sums. Input x and input y' or z and input x' or y or z' yield output F_2

Part a: $A B + C$ times, $D + E$. The logic diagram shows the following paths. Inputs A and B or inputs C and D or E, yield output F sub 3. Part b: $A B + C D + C E$. Inputs A and B or inputs C and D or inputs C and E yield output F sub 3.

The diagram has the following paths. First path: input B, first and gate. Second path: C, inverter, first and gate. Third path: first and gate, output B C prime, or gate. Fourth path: input A, second and gate. Fifth path: input B, second and gate. Sixth path: second and gate, output A B, or gate. Seventh path: input A, third and gate. Eighth path: input C, third and gate. Ninth path: input D, third and gate. Tenth path: third and gate, output A C D, or gate. The or gate yields output F.

The table columns have the following headings from left to right: name, symbol, function, truth table. For each truth table, the following description includes the column headings and row entries from left to right, and top to bottom. The row entries are as follows.

Name: and. Symbol: standard. Function: $F = x \text{ times } y$. Truth table, x, y, F: 0 0 0, 0 1 0, 1 0 0, 1 1 1. Name: or. Symbol: standard. Function: $F = x + y$. Truth table, x, y, F: 0 0 0, 0 1 1, 1 0 1, 1 1 1. Name: inverter. Symbol: standard. Function: $F = x \text{ prime}$. Truth table, x, F: 0 1, 1 0. Name: buffer. Symbol: inverter symbol with bubble removed. Function: $F = x$. Truth table, x, F: 0 0, 1 1. Name: n and. Symbol: and symbol with bubble at output. Function: $F = x y, \text{ prime}$. Truth table, x, y, F: 0 0 1, 0 1 1, 1 0 1, 1 1 0. Name: N or. Symbol: or symbol with bubble at output. Function: $F = x + y, \text{ prime}$. Truth table, x, y, F: 0 0 1, 0 1 0, 1 0 0, 1 1 0. Name: exclusive or, X or. Symbol: or symbol with double curved line at rear end of arrow. Function: $x y \text{ prime} + x \text{ prime } y = x \text{ circle plus } y$. truth table, x, y, F: 0 0 0, 0 1 1, 1 0 1, 1 1 0. Name: exclusive nor, or equivalence. Symbol: X or with bubble at output. Function: $x y + x \text{ prime } y \text{ prime} = x \text{ circle plus } y, \text{ prime}$. Truth table, x, y, F: 0 0 1, 0 1 0, 1 0 0, 1 1 1.

The first diagram has the following structure: input x nor y , nor input y . The output is represented by the following equation $\left(x \downarrow y \right) \downarrow z = \left(x + y \right) \uparrow z'$. The second diagram has the following structure: input x nor input y nor z . The output is represented by the following equation $x \downarrow \left(y \downarrow x \right) = x' \uparrow \left(y + z \right)$.

Part a: 3-input NOR gate. The diagram has the following structure: input x NOR y NOR z , output $\overline{x + y + z}$. Part b: 3-input NAND gate. The diagram has the following structure: input x AND y AND z , output \overline{xyz} . Part c: cascaded NAND gates. The diagram has the following structure: inputs \overline{A} , \overline{B} , and \overline{C} , and not input \overline{D} and not \overline{E} ; output F . F is represented by the following equation $F = \overline{(\overline{A} \overline{B} \overline{C})} \times \overline{(\overline{D} \overline{E})} = ABC + DE$.

Part a: using 2-input gates. The diagram has the following structure: Input x exclusive or y , exclusive or input z ; output $F = (x \oplus y) \oplus z$. part b: 3-input gate. The diagram has the following structure: input x exclusive or y exclusive or z , output $F = x \oplus y \oplus z$. Part c: A truth table has the columns for the following values from left to right: x, y, z, F . The row values are as follows: 0 0 0 0, 0 0 1 1, 0 1 0 1, 0 1 1 0, 1 0 0 1, 1 0 1 0, 1 1 0 0, 1 1 1 1.

Part a: positive logic. Logic value 1 corresponds to signal value high, H, and logic value 0 corresponds to signal value low, L. Part b: negative logic. Logic value 0 corresponds to signal value H, and logic value 1 corresponds to signal value L.

Part a, truth table with H and L: L L L, L H L, H L L, H H H. Part b, gate block diagram: inputs x and y, digital gate, output z. Part c, truth table for positive logic: 0 0 0, 0 1 0, 1 0 0, 1 1 1. Part d, positive logic and gate: inputs x and y, and gate, output z. Part e, truth table for negative logic: 1 1 1, 1 0 1, 0 1 1, 0 0 0. Part f, negative logic or gate: inputs x and y with half arrow heads, or gate, output z with half arrow head.

The diagram has the following paths. First path: D, first or gate. Second path: C, inverter, first or gate. Third path: first or gate, output $D + C$ prime, first and gate. Fourth path: A, inverter, second or gate. Fifth path: C, second or gate. Sixth path: second or gate, output A prime + C, first and gate. Seventh path: first and gate, third or gate. Eighth path: B, second and gate. Ninth path: C, second and gate. Tenth path: second and gate, output $B C$, third or gate. Eleventh path: D, third or gate. The third or gate produces output F.

Part a: The logic diagram has the following structure. Inputs b, c, and d lead to the first N and gate. Inputs a and e lead to the second n and gate. The first n and gate leads to the second n and gate, and the second n and gate leads to an inverter that produces output y. Part b: Inputs c, d, and e lead to an or gate. Input a and the or gate lead to the X or gate, producing output y_1 . Input f, the or gate, and b via an inverter lead to an n and gate. The n and gate leads to an inverter, and the inverter produces output y_2 .

Part a: The K map is a 2 by 2 grid with the following row entries: row 1, m_0 , m_1 ; row 2, m_2 , m_3 . Part b: In the K map, the rows refer to x values 0 and 1 from top to bottom, and the columns refer to y values 0 and 1 from left to right: $m_0 = x' y'$, $m_1 = x' y$, $m_2 = x y'$, $m_3 = x y$.

Part a: The 3-variable K map is a 2 by 4 grid. Row 1: m sub 0, m sub 1, m sub 3, m sub 2. Row 2: m sub 4, m sub 5, m sub 7, m sub 6. Part b: In the 3-variable K map, the rows represent the following x values from bottom: 0, 1. The columns represent the following yz values from left to right: 00, 01, 11, and 10. The 2-digit sequences that begin with 1 represent y, and the 2-digit sequences that end with 1 represent z. The map entries are as follows. Row 1: m sub 0 = 000 = x prime y prime z prime, m sub 1 = 001 = x prime y prime z, m sub 3 = 011 = x prime y z, m sub 2 = 010 = x prime y z prime. Row 2: m sub 4 = 100 = x y prime z prime, m sub 5 = 101 = x y prime z, m sub 7 = 111 = x y z, m sub 6 = 110 = x y z prime.

The map reads as follows. Row 1: $m_{\text{sub } 0} = 1$, $m_{\text{sub } 2} = 1$. Row 2: $m_{\text{sub } 4} = 1$, $m_{\text{sub } 5} = 1$, $m_{\text{sub } 6} = 1$. $m_{\text{sub } 0}$ and $m_{\text{sub } 4}$ form $y'z'$. $m_{\text{sub } 4}$ and $m_{\text{sub } 5}$ form xy' , and $m_{\text{sub } 2}$ and $m_{\text{sub } 6}$ form yz' . Note: $y'z' + yz' = z'$.

Part a: The 4-variable K map is a 4 by 4 grid, with the following row entries. Row 1: m_0, m_1, m_3, m_2 . Row 2: m_4, m_5, m_7, m_6 . Row 3: $m_{12}, m_{13}, m_{15}, m_{14}$. Row 4: m_8, m_9, m_{11}, m_{10} . Part b: In the 4-variable K map, the rows represent $w x$ as a 2-digit sequence with the leading 1 for w and the trailing 1 for x . The $w x$ values are as follows from top to bottom: 00, 01, 11, 10. The columns represent $y z$ as a 2-digit sequence with the leading 1 for y and the trailing 1 for z . The $y z$ values are as follows from left to right: 00, 01, 11, 10. Within the map, each m value shows the corresponding $w x$ and $y z$ values combined and then converted into variables and their inverses. For example, $m_1 = 0001 = w' x y' z$.

The following list provides the M entries set equal to 1 and their variable equivalents. $m_{0 \text{ and } 4} = w y' z'$. $m_4 \text{ and } m_{12} = x y' z'$. $m_0, m_1, m_4, m_5, m_{12}, m_{13}, m_8, \text{ and } m_9 = y'$. $m_2 \text{ and } m_6 = w' y z'$. $m_6 \text{ and } m_{14} = x y z'$. Note: $w' y' z' + w' y z' = w' z'$, and $x y' z' + x y z' = x z'$.

The following list provides the M entries set equal to 1 and their variable equivalents. $m_{\text{sub } 0} = A' B' C' D'$. $m_{\text{sub } 0}$ and $m_{\text{sub } 1} = A' B' C'$. $m_{\text{sub } 2} = A' B' C' D'$. $m_{\text{sub } 2}$ and $m_{\text{sub } 6} = A' C' D'$. $m_{\text{sub } 8} = A' B' C' D'$. $m_{\text{sub } 8}$ and $m_{\text{sub } 9} = A' B' C'$. $m_{\text{sub } 10} = A' B' C' D'$. Note: $A' B' C' D' + A' B' C' D' = A' B' D'$. $A' B' C' D' + A' B' C' D' = A' B' D'$. $A' B' D' + A' B' D' = B' D'$. $A' B' C' + A' B' C' = B' C'$.

Part a: essential prime implicants BD and $B'D'$. $m_0 = A'B'C'D'$. $m_2 = A'B'C'D$. $m_5, m_7, m_{13},$ and $m_{15} = BD$. $m_8 = A'B'C'D'$. $m_{10} = A'BC'D'$. Note: $A'B'C'D' + A'B'C'D = A'B'D'$. $A'B'C'D' + A'BC'D' = A'B'D'$. $A'B'C'D' + A'BC'D = A'B'D'$. $A'B'C'D + A'BC'D = A'B'D$. $A'B'C'D + A'BC'D' = A'B'D$. Part b: prime implicants $CD, B'C, A'D,$ and $A'B'$. $m_3, m_2, m_{11},$ and $m_{10} = B'C$. $m_3, m_7, m_{15},$ and $m_{11} = CD$. $m_{13}, m_{15}, m_9,$ and $m_{11} = A'D$. $m_8, m_9, m_{11},$ and $m_{12} = A'B'$.

The m values have the following variable equivalents. m sub 3, m sub 7, m sub 15, and m sub 11 = C D. m sub 4 and m sub 12 = B C prime D prime. m sub 6 and m sub 14 = B C D prime. m sub 12, m sub 13, m sub 15, and m sub 14 = A y B. Note: B C prime D prime + B C D prime = B D prime.

part a: $F = B' D' + B' C + A' C D$.
 First path: B prime to first and gate. Second path: D prime to first and gate.
 Third path: first and gate to or gate. Fourth path: B prime to second and gate.
 Fifth path: C prime to second and gate. Sixth path: second and gate to or gate.
 Seventh path: A prime to third and gate. Eighth path: D to third and gate.
 Ninth path: third and gate to or gate. The or gate yields output F.
 Part b: $F = \text{the sum of } A' \text{ prime and } B' \text{ prime times the sum of } C' \text{ prime and } D' \text{ prime times the sum of } B' \text{ prime and } D$.
 First path: A prime to first or gate. Second path: B prime to first or gate.
 Third path: first or gate to and gate. Fourth path: C prime to second or gate.
 Fifth path: D prime to second or gate. Sixth path: second or gate to and gate.
 Seventh path: B prime to third or gate. Eighth path: D to third or gate.
 Ninth path: third or gate to and gate. The and gate yields output F.

Part a: $F = yz + w'x'$. The following m entries are marked 1: $m_{1,1}$, $m_{1,3}$, $m_{1,7}$, $m_{1,15}$, $m_{1,11}$. The following m entries are marked upper X: $m_{1,0}$, $m_{1,2}$, $m_{1,5}$. The remaining cells are marked 0. $m_{1,0}$, $m_{1,1}$, $m_{1,3}$, and $m_{1,2} = w'x'$. $m_{1,3}$, $m_{1,7}$, $m_{1,15}$, and $m_{1,11} = yz$. Part b: $F = yz + w'z$. The following m entries are marked 1: $m_{1,1}$, $m_{1,3}$, $m_{1,7}$, $m_{1,15}$, $m_{1,11}$. The following m entries are marked upper X: $m_{1,0}$, $m_{1,2}$, $m_{1,5}$. The remaining cells are marked 0. $m_{1,1}$, $m_{1,3}$, $m_{1,5}$, and $m_{1,7} = w'z$. $m_{1,3}$, $m_{1,7}$, $m_{1,15}$, and $m_{1,11} = yz$.

Each diagram shows inputs A and B and inputs C and D entering separate gates, without outputs flowing to a single or and gate that produces F. Part a: The final gate is an or gate, and no inversions occur. Part b: The final gate is an or gate, and inversions occur at the output of each and gate and at the input of the or gate. Part c: The final gate is an and gate, and an inversion occurs at the output of each gate.

Part a: K map for variables x, y, and z. m_3 and $m_2 = x'y$. m_1, m_3, m_5 , and $m_7 = z$. m_4 and $m_5 = xy'$. $F = xy' + x'y + z$. Part b: logic diagram. Inputs x and y enter the first n and gate. Inputs x' and y enter the second n and gate, and input z enters an inverter. The outputs of the three gates are complemented prior to entering a common or gate that produces F. Part c: logic diagram. Inputs x and y' enter the first n and gate. Inputs x' and y enter the second n and gate. The outputs of the gates enter a third n and gate, along with input z' . The third n and gate produces output F.

Part ay: and or gates. Inputs C and D enter the first and gate. Inputs B and C prime enter the second and gate. The output of the first and gate and input B enter the first or gate, and the output of the first or gate and input Ay enter the third and gate. The outputs of the second and third and gates then enter the second or gate which produces F. Part b: n and gates. The logic diagram has the same structure as the diagram in part ay, but the outputs of the and gates and the inputs of the or gates are complemented.

Part a: and or gates. Inputs A and B enter the first and second and gates. Inputs C and D enter the first or gate. The outputs of the first and second and gates proceed to the second or gate. The outputs of the first and second or gates then go to a third and gate that produces F. part b: n and gates. The structure of the diagram is the same as the structure of the diagram in part a, but all or gate inputs and all and gate outputs are complemented, and an inverter is installed between the final and gate and F.

Inverter: Input x passes through an inverter to produce output x' . Or: Inputs x and y pass through a common n or gate, followed by an inverter, producing output $x + y$. And: Input x and y pass through separate inverters, followed by a common n or gate, producing output $x' + y'$,
 $\text{prime} = x y$.

Inputs A and B and inputs c and D enter separate n or gates. The gate outputs and input E prime are complemented prior to entering an and gate leading to F .

Inputs A prime and B and inputs A and B prime are complemented prior to entering separate and gates leading to a common n or gate. Inputs C and D prime enter a second n or gate, and the outputs of the n or gates are complemented prior to entering a third and gate leading to F .

Inputs y and z' enter an OR gate that produces output $y + z'$. Inputs w and x' are complemented before passing through an AND gate to produce wx' . Inputs w' and x are complemented prior to passing through another AND gate to produce $w'x$. $w'x$ and wx' enter a second OR gate to produce $w'x + wx'$. This value and $y + z'$ are both complemented before entering a final AND gate that produces F .

Part a: wired-and in open-collector TTL NAND gates; and or invert. Inputs A and B enter separate NAND gates, and the resulting outputs proceed to a node at the center of a third NAND gate, which produces $F = (A \cdot B) + (C \cdot D)$, prime. Part b: wired-or in ECL gates; or and invert. The diagram has the same structure as the diagram in part a, but the AND gates are replaced by OR gates, and the final output is $F = \text{the complement of the sum of } A \text{ and } B \text{ times the sum of } C \text{ and } D.$

Part a: and n or. Inputs A and B enter separate and gates. The and gate outputs and input E pass through an n or gate to produce F. Part b: and n or. This diagram is the diagram from part a with the n or gate replaced by an and gate with complemented inputs. Part c: n and, and. this diagram is the diagram from part a, with the two and gates replaced by n and gates, the n or gate replaced by an and gate, and an inverter installed between E and the and gate.

Part a: or, n and. Inputs A and B enter separate or gates. The or gate outputs and input E enter an n and gate that produces F.
Part b: or, n and. This diagram is the diagram from part a, with the n and gate replaced by an or gate with complemented inputs.
Part c: n or, or. This diagram is the diagram in part a, with the or gates replaced by n or gates, the n and gate replaced by an or gate, and an inverter installed between E and the or gate.

Part a: map simplification in sum of products. The 3-variable key map has rows for x and columns for $y z$. $m \text{ sub } 0 = 1 = x' y' z$. $m \text{ sub } 6 = 1 = x y z'$. All other entries are 0. $F = x' y' z + x y z'$. $F' = x' y + x y' + z$. Part b: $F =$ the complement of $x' y + x y' + z$. First logic diagram: and, n or. Inputs x' and y and inputs x and y' enter separate and gates. The and gate outputs and input z enter an n or gate that produces F . Second logic diagram: n and, and. Inputs x' and y and inputs x and y' enter separate n and gates, and input z passes through an inverter. The gate and inverter outputs then proceed to a common and gate that produces F . part c: $F =$ the complement of the product of $x + y + z$, and $x' + y' + z$. First logic diagram: or, n and. Inputs x , y , and z , and inputs x' , y' , and z enter separate or gates, and the or gate outputs enter a common n and gate that produces F . Second logic diagram: n or, or. Inputs x , y , and z and inputs x' , y' , and z enter separate n or gates, and the n or gate outputs enter a common or gate, producing F .

Part a: exclusive or with and or not gates. Input x passes directly to the first and gate, and it passes through an inverter to the second and gate. Input y passes directly to the second and gate, and it passes through an inverter to the first and gate. the and gate outputs enter a common or gate that produces x, exclusive or, y. Part b: exclusive or with n and gates. Inputs x and y proceed to the same first-level n and gate, as well as different second-level n and gates. The first-level n and gate then sends output to both second-level n and gates, and the outputs of the second-level gates enter the same third-level n and gate, which produces x, exclusive or, y.

Part a: odd function $F = A \oplus B \oplus C$. $m_1 = 1$, $m_2 = 1$, $m_4 = 1$, $m_7 = 1$. Part b: even function $F = \text{the complement of } A \oplus B \oplus C$. $m_0 = 1$, $m_3 = 1$, $m_5 = 1$, $m_6 = 1$.

part a: odd function $F = A x \text{ or } B x \text{ or } C x \text{ or } D$. The following m entries are marked 1: $m_{\text{sub } 1}$, $m_{\text{sub } 2}$, $m_{\text{sub } 4}$, $m_{\text{sub } 7}$, $m_{\text{sub } 13}$, $m_{\text{sub } 14}$, $m_{\text{sub } 8}$, $m_{\text{sub } 11}$. Part b: even function $F = \text{the complement of } A x \text{ or } B x \text{ or } C x \text{ or } D$. The following m entries are marked 1: $m_{\text{sub } 0}$, $m_{\text{sub } 3}$, $m_{\text{sub } 5}$, $m_{\text{sub } 6}$, $m_{\text{sub } 12}$, $m_{\text{sub } 15}$, $m_{\text{sub } 9}$, and $m_{\text{sub } 10}$.

Part a: 3-bit even parity checker. Inputs x and y enter the first x or gate. The output of this gate and input z enter the second x or gate, which produces P . Part b: 4-bit even parity checker. Inputs x and y and inputs z and P enter separate x or gates, and the gate outputs enter a third x or gate that produces C .

The graph has a horizontal axis for time in nanoseconds and a vertical axis for signals A, B, C, D, and E. Each signal is represented by a square waveform. Around time = 100 nanoseconds, the waveforms for A, B, and C shift upward, indicating stimulus events. On the other hand, sudden downward shifts in signal D at 127.6 nanoseconds and signal E at 110 nanoseconds represent response events. All values estimated.

Each graph plots signal amplitude versus time t in nanoseconds. Each graph is a square wave form with a minimum on the t -axis and a uniform maximum. For each graph, the following list provides the name of the signal, followed by the time intervals in nanoseconds when the graph is at its maximum. First graph, A: 0 to 40. Second graph, B: 0 to 20, 40 to 60. Third graph, C: 10 to 20, 30 to 40, 50 to 60, 70 to 80. Fourth graph, D: 15 to 30, 50 to 70.

Inputs A, B, and C enter or gate G sub 1, and, and gates G sub 2, G sub 3, G sub 4, and G sub 5. The outputs of G sub 3, G sub 4, and G sub 5 proceed to or gate G sub 6, producing F sub 2. F sub 2 then passes through inverter G sub 7, producing F sub 2 prime, which enters and gate G sub 8. G sub 8 also receives T sub 1 from G sub 1. In turn, G sub 8 sends T sub 3 to or gate G sub 9. At the same time, G sub 2 send T sub 2 to G sub 9, which produces output F sub 1.

Inputs A_y , B , and C enter gates in different combinations, as follows. A_y , B , and C enter or gate $G_{\text{sub } 1}$, and and gate $G_{\text{sub } 2}$. A_y and B enter and gate $G_{\text{sub } 3}$. A_y and C enter or gate $G_{\text{sub } 4}$, and B and C enter and gate $G_{\text{sub } 5}$. The signals from $G_{\text{sub } 3}$, $G_{\text{sub } 4}$, and $G_{\text{sub } 5}$ enter or gate $G_{\text{sub } 6}$, which produces $F_{\text{sub } 2}$. $F_{\text{sub } 2}$ then passes through inverter $g_{\text{sub } 7}$, producing input $F_{\text{sub } 2} \text{ prime}$ for and gate $G_{\text{sub } 8}$. $G_{\text{sub } 8}$ also receives $T_{\text{sub } 2}$ from $G_{\text{sub } 2}$, and it sends output $T_{\text{sub } 3}$ to or gate $G_{\text{sub } 9}$. $G_{\text{sub } 1}$ also sends $T_{\text{sub } 1}$ to $G_{\text{sub } 9}$, which produces $F_{\text{sub } 1}$.

First K map: $z = D'$. Entries marked 1: $m_{00}, m_{02}, m_{04}, m_{06}, m_{08}$. Entries marked upper X: $m_{12}, m_{13}, m_{15}, m_{14}, m_{11}, m_{10}$. m_{00}, m_{04}, m_{12} , and m_{08} are shaded, and m_{02}, m_{06}, m_{14} , and m_{10} are shaded. Second K map: $y = CD + CD'$. This map is the same as the first map, but the entries in columns 1 and 3 are shaded. Third K map: $x = B'C + B'D + BC'D$. Entries marked 1: $m_{11}, m_{13}, m_{12}, m_{14}, m_{15}, m_{10}$. Entries marked upper X: $m_{12}, m_{13}, m_{15}, m_{14}, m_{11}, m_{10}$. The following pairs of entries are lightly shaded: m_{02} and m_{03}, m_{04} and m_{12}, m_{09} and m_{11} . The following pairs of entries are darkly shaded: m_{03} and m_{02}, m_{11} and m_{10} . Fourth K map: $w = Ay + BC + BD$. Entries marked 1: $m_{05}, m_{07}, m_{06}, m_{08}, m_{09}$. Entries marked upper X: $m_{12}, m_{13}, m_{15}, m_{14}, m_{11}, m_{10}$. The following entries are lightly shaded: m_{07}, m_{06}, m_{15} , and m_{14} . The following entries are medium shaded: m_{05}, m_{07}, m_{03} , and m_{15} . The following entries are darkly shaded: $m_{12}, m_{13}, m_{15}, m_{14}, m_{08}, m_{09}, m_{11}, m_{10}$.

The structure includes gates arranged in 4 levels. For each level, the following lists provide the inputs and outputs for each gate. Level 1. First inverter: input D, output D prime to z. And gate: input D and C, output C D. Or gate: input C and D, output C + D. Second inverter: input B. Level 2. Inverter: input C + D, output C + D, prime. Level 3. Or gate: inputs C D and C + D, prime, output y. First and gate: inputs C + D, prime and B. Second and gate: inputs C + D and B prime. Third and gate: inputs C + D and B. Level 4. First or gate: inputs from first and second and gates, output x. Second or gate: inputs Ay and signal from third and gate, output w.

Part a: $S = xy' + x'y$. $C = xy$. First logic diagram: Inputs x and y enter separate and gates leading to a common or gate that produces output S . Second logic diagram: Inputs x and y enter a common and gate, producing c . Part b: $S = x \oplus y$. $C = xy$. Inputs x and y enter an x or gate that produces S , and they enter an and gate that produces C .

Part a: $S = x' y' z + x' y z' + x y' z' + x y z$. Entries marked 1: m_1, m_2, m_4, m_7 . Part b: $C = x y + x z + y z$. Entries marked 1: m_3, m_5, m_7, m_6 . Entries lightly shaded: m_7 and m_6 . Entries medium shaded: m_5 and m_7 . Entries darkly shaded: m_3 and m_7 .

First logic diagram. The following sets of inputs enter separate and gates: x' , y' , and z ; x' , y , and z' ; x , y' , and z' ; x , y , and z . The outputs from the and gates then enter an or gate, producing S . Second diagram: The following sets of inputs enter separate and gates: x and y , x and z , y and z . The and gate outputs then enter an or gate, producing C .

The structure includes a series of two units, with each unit containing an and gate and an x or gate. Inputs x and y enter each gate in the first unit. The x or gate produces x exclusive or y, and the and gate produces x y. The signal for x exclusive or y and input z then enter each gate in the second unit. The x or gate in the second unit produces x exclusive or y, exclusive or z, leading to S. The and gate produces x exclusive or y, times z, which enters an or gate, along with input z. The or gate produces x exclusive or y, times z + x y, leading to C.

A sub 0, B sub 0, and C sub 0 enter the first F Ay, leading to output S sub 0, and sending C sub 1 to the second F Ay, which also receives Ay sub 1 and B sub 1. The second F Ay produces output S sub 1 and sends C sub 2 to the third F Ay. The third F Ay also receives Ay sub 2 and B sub 2, before producing S sub 2 and sending C sub 3 to the fourth F Ay. The fourth F Ay receives Ay sub 3 and B sub 3, before producing S sub 3 and sending C sub 4 to the next unit.

The structure has a series of two half adders. Inputs $A_{\text{sub } i}$ and $B_{\text{sub } i}$ enter the first half adder. The x or gate yields $P_{\text{sub } i}$, and the and gate yields $G_{\text{sub } i}$. $P_{\text{sub } i}$ and input $C_{\text{sub } i}$ enter the second half adder. The x or gate produces $P_{\text{sub } i} \text{ exclusive or } C_{\text{sub } i}$, leading to $S_{\text{sub } i}$. The and gate sends output to an or gate, where it combines with $G_{\text{sub } i}$, leading to $P_{\text{sub } i} C_{\text{sub } i} + G_{\text{sub } i}$, and eventually $C_{\text{sub } i + 1}$.

The structure has two levels. For each level, the following lists provides the inputs for each gate. Level 1. First and gate: $P_{sub 0}$, $P_{sub 1}$, $P_{sub 2}$, $C_{sub 0}$. Second and gate: $P_{sub 1}$, $P_{sub 2}$, $G_{sub 0}$. Third and gate: $P_{sub 2}$ and $G_{sub 1}$. Fourth and gate: $P_{sub 0}$, $P_{sub 1}$, $C_{sub 0}$. Fifth and gate: $P_{sub 1}$ and $G_{sub 0}$. Sixth and gate; $P_{sub 0}$ and $C_{sub 0}$. Level 2. First or gate: $G_{sub 2}$ and signals from first to third level 1 and gates. The first or gate produces $C_{sub 1}$. Second or gate: $G_{sub 1}$ and signals from the fourth and fifth and gates. The second or gate produces $C_{sub 2}$. third or gate: $G_{sub 0}$ and the signal from the sixth and gate. The third or gate produces $C_{sub 1}$.

The structure includes four adder units. for each unit, the following list provides the inputs, followed by the outputs from the x or and, and gates.
First unit: inputs $A_{\text{sub } 0}$ and $B_{\text{sub } 0}$, outputs $P_{\text{sub } 0}$ and $G_{\text{sub } 0}$.
Second unit: inputs $A_{\text{sub } 1}$ and $B_{\text{sub } 1}$, outputs $P_{\text{sub } 1}$ and $G_{\text{sub } 1}$.
Third unit: inputs $A_{\text{sub } 2}$ and $B_{\text{sub } 2}$, outputs $P_{\text{sub } 2}$ and $G_{\text{sub } 2}$.
Fourth unit: inputs $A_{\text{sub } 3}$ and $B_{\text{sub } 3}$, outputs $P_{\text{sub } 3}$ and $G_{\text{sub } 3}$. The outputs enter the carry lookahead generator, along with $C_{\text{sub } 0}$, and the generator responds by creating values $C_{\text{sub } 0}$ to $C_{\text{sub } 4}$. The corresponding P and C values then become inputs for x or gates that produce outputs $S_{\text{sub } 0}$ to $S_{\text{sub } 3}$.

The structure includes a series of 4 F Ay units. Each F Ay receives three types of input: C from M or the previous F Ay, Ay, and M exclusive or B. Each F Ay produces output S. The inputs and outputs are identified by subscript numbers indicating order in the direction of flow. At the end of the sequence, C sub 4 yields C, and C sub 3 x or C sub 4 yields V.

The carry in, augend, and addend enter the 4-bit binary adder, producing carry out K, as well as outputs $Z_{\text{sub } 1}$, $Z_{\text{sub } 2}$, $Z_{\text{sub } 4}$, and $Z_{\text{sub } 8}$. The four Z values proceed directly to a second 4-bit binary adder. However, the paired outputs $Z_{\text{sub } 2}$ and $Z_{\text{sub } 8}$, and $Z_{\text{sub } 4}$ and $Z_{\text{sub } 8}$ also enter separate and gates. The and gate outputs then combine with K at an or gate that sends output carry to the second 4-bit binary adder. Within the second 4-bit binary adder, the output carry, 0 values, and original Z values produce outputs $S_{\text{sub } 1}$, $S_{\text{sub } 2}$, $S_{\text{sub } 4}$, and $S_{\text{sub } 8}$.

Inputs $A_{\text{sub } 0}$ and $B_{\text{sub } 0}$, and $A_{\text{sub } 0}$ and $B_{\text{sub } 1}$ enter separate level 1 and gates. The first and gate produces $P_{\text{sub } 0}$, and the second and gate sends $A_{\text{sub } 0} B_{\text{sub } 1}$ to the first H Ay. Inputs $A_{\text{sub } 1} B_{\text{sub } 0}$ and inputs $A_{\text{sub } 1}$ and $B_{\text{sub } 1}$ enter separate level 2 and gates. The first level 2 and gate sends $A_{\text{sub } 1} B_{\text{sub } 0}$ to the first H Ay. The first H Ay then produces $P_{\text{sub } 1}$ and sends a signal to the second H Ay, yielding $P_{\text{sub } 2}$. At the same time, the second level 2 and gate sends $A_{\text{sub } 1} B_{\text{sub } 1}$ to the second H Ay, yielding $P_{\text{sub } 3}$.

Input $A_{\text{sub } 0}$ is paired with inputs $B_{\text{sub } 0}$ to $B_{\text{sub } 3}$ at four different and gates. The first and gate for $A_{\text{sub } 0}$ and $B_{\text{sub } 0}$ yields $C_{\text{sub } 0}$. The remaining and gates produce the augend in the first 4-bit adder. Similarly, input $A_{\text{sub } 1}$ pairs with $B_{\text{sub } 0}$ to $B_{\text{sub } 3}$ at 4 separate and gates, producing the addend in the first 4-bit carrier. The first 4-bit carrier produces $C_{\text{sub } 1}$ and sends the sum and output carry to the augend in the second 4-bit adder. In addition, after the first 4-bit adder, input $A_{\text{sub } 2}$ is paired with $B_{\text{sub } 0}$ to $B_{\text{sub } 3}$ at 4 separate and gates to produce the addend in the second 4-bit adder. The second 4-bit adder produces $C_{\text{sub } 2}$ and sends the sum and output carry to the next adder in the form of $C_{\text{sub } 3}$ to $C_{\text{sub } 6}$.

The structure consists of four basic units identified by values with subscripts 0 to 3. Each unit has the following basic structure. Inputs A_y prime and B and inputs A_y and B prime enter separate and gates leading to nodes wired to a common n or gate. In addition, the nodes and x or gate are connected to separate down-stream and gates. All x or gates are connected to the first downstream and gate, which yields $A_y = B$. The nodes of the first unit connect to the second and third downstream and gates. The nodes of the second unit connect to the fourth and fifth downstream and gates. The nodes of the third unit connect to the sixth and seventh downstream and gates. The nodes of the fourth unit connect to separate or gates. The first or gate receives input from the second, fourth, and sixth downstream and gates, and it produces output A_y greater than B . The second or gate also receives input from the third, fifth, and seventh downstream and gates, producing output A_y less than B .

The system receives inputs x , y , and z . Each input is split, and one of the split signals passes through an inverter. The system consists of 8 and gates, identified by subscript values from 0 to 7. Each and gate receives different inputs, which are expressed in its output. The outputs are as follows. $D_{\text{sub } 0} = x' y' z'$, $D_{\text{sub } 1} = x' y' z$. $D_{\text{sub } 2} = x' y z'$. $D_{\text{sub } 3} = x' y z$. $D_{\text{sub } 4} = x y' z'$. $D_{\text{sub } 5} = x y' z$. $D_{\text{sub } 6} = x y z'$. $D_{\text{sub } 7} = x y z$.

The structure has inputs A_y , B , and E passing 4 n and gates, as follows. First n and gate: inputs A prime, B prime, e prime; output D sub 0. Second n and gate: inputs A_y prime, B , E prime; output D sub 1. Third n and gate: inputs A_y , B prime, e prime; output D sub 2. Fourth n and gate: inputs A_y , B , E prime; output D sub 3. The table has the following column headings from left to right: E , A_y , B , D sub 0, D sub 1, D sub 2, D sub 3. The row entries are as follows, with a semicolon before the D values. Row 1: 1 X X; 1 1 1 1. Row 2: 0 0 0; 0 1 1 1. Row 3: 0 0 1; 1 0 1 1. Row 4: 0 1 0; 1 1 0 1. Row 5: 0 1 1; 1 1 1 0.

The structure has inputs x , y , z , and w . The system has two 3 by 8 decoders. The inputs and outputs for each decoder are as follows. First decoder: inputs x , y , z , E from w prime; outputs $D_{\text{sub } 0}$ to $D_{\text{sub } 7}$. Second decoder: inputs x , y , z , E from w ; outputs $D_{\text{sub } 8}$ to $D_{\text{sub } 15}$.

A logic diagram: The structure has three inputs x , y , and E , and two 2 by 4 decoders. First decoder: inputs x , y , E from E prime; outputs $D_{\text{sub } 0}$ to $D_{\text{sub } 3}$. Second decoder: inputs x , y , E ; outputs $D_{\text{sub } 4}$ to $D_{\text{sub } 7}$. The table has columns for the following values from left to right: E , x , y , $d_{\text{sub } 0}$, $D_{\text{sub } 1}$, $D_{\text{sub } 2}$, $D_{\text{sub } 3}$, $D_{\text{sub } 4}$, $D_{\text{sub } 5}$, $D_{\text{sub } 6}$, $D_{\text{sub } 7}$. The row entries are as follows: row 1, 0 0 0 1 0 0 0 0 0 0 0; row 2, 0 0 1 0 1 0 0 0 0 0 0; row 3, 0 1 0 0 0 1 0 0 0 0 0; row 4, 0 1 1 0 0 0 1 0 0 0 0; row 5, 1 0 0 0 0 0 1 0 0 0 0; row 6, 1 0 1 0 0 0 0 0 1 0 0; row 7, 1 1 0 0 0 0 0 0 0 1 0; row 8, 1 1 1 0 0 0 0 0 0 0 1.

The 3 by 8 decoder receives inputs $x = 2$ squared, $y = 2$ to the first, $z = 2$ to the zero. The decoder has outputs 0 to 7. The outputs are transmitted to two or gates. First or gate: inputs, 1 2 4 7; output S. Second or gate: inputs 3 5 6 7; output C.

The first K map is for $x = D_{\text{sub } 2} + D_{\text{sub } 3}$. Entries marked 1: $m_{\text{sub } 1}$, $m_{\text{sub } 3}$, $m_{\text{sub } 2}$, $m_{\text{sub } 5}$, $m_{\text{sub } 7}$, $m_{\text{sub } 6}$, $m_{\text{sub } 13}$, $m_{\text{sub } 15}$, $m_{\text{sub } 14}$, $m_{\text{sub } 9}$, $m_{\text{sub } 11}$. Entries marked upper X: $m_{\text{sub } 0}$, $m_{\text{sub } 10}$. The block of m entries from $m_{\text{sub } 1}$ to $m_{\text{sub } 11}$ is lightly shaded. The block of m entries from $m_{\text{sub } 3}$ to $m_{\text{sub } 10}$ is darkly shaded. The second K map is for $y = D_{\text{sub } 3} + D_{\text{sub } 1} D_{\text{sub } 2}^{\text{prime}}$. Entries marked 1: $m_{\text{sub } 1}$, $m_{\text{sub } 3}$, $m_{\text{sub } 4}$, $m_{\text{sub } 5}$, $m_{\text{sub } 7}$, $m_{\text{sub } 12}$, $m_{\text{sub } 13}$, $m_{\text{sub } 15}$, $m_{\text{sub } 9}$, $m_{\text{sub } 11}$. The block of entries from $m_{\text{sub } 4}$ to $m_{\text{sub } 13}$ is lightly shaded. the block of entries from $m_{\text{sub } 1}$ to $m_{\text{sub } 11}$ is darkly shaded.

The structure has three levels. The inputs and final outputs at each level are as follows. Level 1. Inverter: input D_2 . Or gate: input D_2 and D_3 ; final output x . Level 2. And gate: inputs D_2' and D_1 . Or gate: input signal from level 1 or gate, D_1 , and D_0 ; final output V . Level 3. Or gate: inputs D_3 and signal from and gate; final output y .

Part a: logic diagram. Inputs I_0 and S' and inputs I_1 and S enter separate and gates. The and gate outputs enter the same or gate, which generates Y . Part b: block diagram. Inputs I_0 and I_1 enter the MUX at 0 and 1, yielding S and Y .

Part ay: logic diagram. The structure has inputs I_0 to I_3 , as well as S_0 and S_1 . The structure includes 4 and gates sending outputs to an or gate that yields Y . The and gates receive the following inputs. First gate: I_0 , S_1' , S_0' . Second gate: I_1 , S_1' , S_0' . Third gate: I_2 , S_1 , S_0' . Fourth gate: I_3 , S_1 , S_0 . Part b: function table. The table has columns for the following values from left to right: S_1 , S_0 , Y . The row entries are as follows: 0 0 I_0 , 0 1 I_1 , 1 0 I_2 , 1 1 I_3 .

The structure has inputs A_y sub 0 to A sub 3, B sub 0 to B sub 3, S for select, and E for enable. the structure includes 8 and gates and 4 or gates. The inputs for the and gates are as follow. First and gate: A_y sub 0, S prime, E prime. Second and gate: A_y sub 1, S prime, E prime. Third and gate: A_y sub 2, S prime, E prime. Fourth and gate: A_y sub 3, S prime, E prime. Fifth and gate: B sub 0, S , E prime. Sixth and gate: B sub 1, S , E prime. Seventh and gate: B sub 2, S , E prime. Eighth and gate: B sub 3, S , E prime. For each or gate, the following list provides the inputs and outputs. First or gate: inputs from first and fifth and gates; output Y sub 0. Second or gate: inputs from second and sixth and gates; output Y sub 1. Third or gate: inputs from third and seventh and gates; output Y sub 2. Fourth or gate: inputs from fourth and eighth and gates; output Y sub 3. The table has columns with the following headings from left to right: E , S , output Y . Row 1: 1, upper X , all zeroes. Row 2: 0, 0, select A_y . Row 3: 0, 1, select B .

Part a: truth table. The table has columns with the following headings from left to right: x , y , z , F . The table is divided into sections for different values of F . For $F = z$, the row entries are as follows: 0 0 0 0, 0 0 1 1. For $F = z'$, the row entries are as follows: 0 1 0 1, 0 1 1 0. For $F = 0$, the row entries are as follows: 1 0 0 0, 1 0 1 0. For $F = 1$, the row entries are as follows: 1 1 0 1, 1 1 1 1. Part b: multiplexer implementation. The 4 by 1 MUX receives the following inputs: y at S_0 , x at S_1 , z at 0, z' at 1, 0 at 2, 1 at 3. The MUX outputs F .

The table has columns with the following headings from left to right: A_y, B, C, D, F. The table is divided into sections for different F values, with 2 rows for each definition of F. The following list provides the row entries for each F. F = D: 0 0 0 0 0, 0 0 0 1 1. F = D: 0 0 1 0 0, 0 0 1 1 1. F = D prime: 0 1 0 0 1, 0 1 0 1 0. F = 0: 0 1 1 0 0, 0 1 1 1 0. F = 0: 1 0 0 0 0, 1 0 0 1 0. F = D: 1 0 1 0 0, 1 0 1 1 1. F = 1: 1 1 0 0 1, 1 1 0 1 1. F = 1: 1 1 1 0 1, 1 1 1 1 1. The block diagram shows an 8by 1 M U X receiving the following inputs: C at S sub 0, B at S sub 1, A_y at S sub 2, D at 0, D at 1, D prime at 2, 0 at 2, 0 at 4, D at 5, 1 at 6, 1 at 7. The M U X produces F.

Part a: 2 to 1 line MUX. Inputs A and select prime and inputs B and select enter separate buffers leading to Y. Part b: 4 to 1 line MUX. The system includes inputs I_0 to I_3 . It also includes a 2 by 4 decoder that receives select input S_0 and S_1 and enable input E_N . The decoder also produces outputs 0 to 3. The system has 4 buffers leading to final output Y, and the buffers receive the following inputs. First buffer: I_0 and 0 from the decoder. Second buffer: I_1 and 1 from the decoder. Third buffer: I_2 and 2 from the decoder. Fourth buffer: I_3 and 3 from the decoder.

The Verilog model, or combinational logic interacts with the truth table via user-defined primitive. The model interacts with the Boolean equation via continuous assignment, and it communicates with the schematic or structure via a primitive gate. The Boolean equation also interacts with the truth table and schematic.

The block names in the chart use underscores instead of spaces. However, the description employs spaces for clarity. Add r c ay 8 branches into two components: M 2, Add r c ay 4; M 1, Add r c ay 4. M 2 branches into the following components: M 6, Add full; M 5, Add full; M 4, Add full; M 3, Add full. M 5 branches into the following components: M 9, Add half; M 8, Nor mod; M 7, Not mod. M 9 branches into two components: M 11, X or mod; M 10, And mod.

In the block diagrams, the vectors use the following notation letter left bracket maximum value colon minimum value right bracket. Part a: M 0, Add r c ay 8. The block receives 8 from vector ay from 7 to 0, vector b from 7 to 0, and vector sum from 7 to 0. The block also connected to c in and c out. Part b: Add r c ay 8. The structure includes M 0, Add r c ay 4, and M 1, Add r c ay 4. M 0 receives c in, vector a from 3 to 0, vector b from 3 to 0, and vector sum from 3 to 0. M 0 sends c in 4 to M 1. M 1 also receives vector ay from 7 to 4, vector b from 7 to 4, and vector sum from 7 to 4, before outputting c out. Part c: Add r c ay 4. The structure consists of four Add full units, M 0, M 1, M 2, and M 3. M 0 receives vectors g, b 0, and sum 0, and it send c in 1 to M 1. M 1 receives vectors ay 1, b 1, and sum 1, and it sends c in 2 to M 2, and so on. Part d: Add full. The structure includes two Add half units, M 0 and M 1. M 0 receives c in and sum, and it sends w 2 to M 1, which receives ay and b. M 0 and M 1 then send w 3 and w 1 to or gate G 1, which produces c out. Part e: Add half. Inputs ay and b enter x or gate G 1, producing sum, and and gate G 2, producing c out.

First diagram: buf if 1. The input and control enter a buffer that produces output. Second diagram: buf if 0. The input and the complement of control enter the buffer, which produces output. Third diagram: not if 1. The input and control enter an inverter that produces output. Fourth diagram: not if 0. The input and the complement of control enter an inverter that produces output.

The table provides the characteristics for different operators in order of increasing precedence. Operator type: binary logical. Symbol: and, or, n and, n or, x or, x n or. Operands: bit, Boolean, boolean underscore vector, bit underscore vector. Result: same as operands. Operator: relational. Symbol: equals, slash, equals, less than less than, equals, greater than greater than, equals. Operand: two expressions matched in type and size. Result: false, true. Operator: shift operators. Symbol: s l l, s r l, s l ay, s r ay, r o l, r o r. Operand: bit underscore vector. result: bit underscore vector. Operator: addition operators: plus, minus. Operand: integer, real number. Result: integer, real number. Operator: concatenation operator: ampersand. Operand: vectors. Result: vectors. Operator: unitary sign operator. Symbol: plus or minus. Operand: blank. result: blank. Operator: multiplication operators: dot slash m o d, r e m. Operand: blank. Result: blank. Operator: miscellaneous operators. Symbol: not, ay b s, dot dot. Operand: numerical, numerical integer, floating point. Result: exponentiated by integer.

The t design unit contains the test bench, and the test bench contains the design unit. The structure is accompanied by code for module 1 t underscore Design underscore Unit left parenthesis right parenthesis. Line 8 of the code is double-indented, and it reads as follows: left parenthesis period Ay left parenthesis t underscore Ay right parenthesis comma period B left parenthesis t underscore B right parenthesis comma period select left parenthesis t underscore select right parenthesis t comma period m underscore out left parenthesis t underscore m underscore out right parenthesis right parenthesis semicolon. The following phrases in the code correspond to values in the design unit: t underscore Ay, Ay; t underscore B, B; t underscore select, select; m underscore out, m underscore out.

The test design unit contains the test bench, and the test bench contains the design unit. The structure is accompanied by code for entity test underscore Design underscore Unit is. The following line defines the relevant values on the design unit: U U T colon Design underscore Unit port map left parenthesis test underscore Ay comma test underscore B comma test underscore select comma test underscore m underscore out right parenthesis semicolon. The related values are Ay, B, select, and m out.

The first logic diagram shows the following structure. Inputs A_y and B enter an and gate that produces C . C then enters an inverter that generates D . Four graphs represent signals A_y , B , C , and D on the same horizontal axis for $t_{\text{sub sim}}$. Each graph is a square waveform with a minimum on the $t_{\text{sub sim}}$ axis and a uniform maximum. The following list provides the time intervals for the maximum of each graph. Signal A_y : 0 to 30. Signal B : 0 to 10, 20 to 40. Signal C : 0 to 10, 20 to 30. Signal D : 0 to 20, 30 onward. The region under the graph for each signal from 0 to 10 represents x . An accompanying diagram shows an event list for each event time: $t_{\text{sub sim}} = 0$, $A = x$, $B = x$, $C = x$, $D = x$; $t_{\text{sub sim}} = 10$, $A_y = 1$, $B = 0$, $C = 0$, $D = 1$; $t_{\text{sub sim}} = 20$, $B = 1$, $C = 1$, $D = 0$; $t_{\text{sub sim}} = 30$, $A_y = 0$, $C = 0$, $D = 1$; $t_{\text{sub sim}} = 40$, $B = 0$.

A logic diagram: Inputs Ay and B enter and gate 3, yielding C. C enters inverter 2, yielding D. The graphs for signals Ay to D have maximums over the following time intervals t_{sim} . Signal Ay: 0 to 30. Signal B: 0 to 10, 20 to 40. Signal C: 0 to 13, 23 to 33. Signal D: 0 to 25, 35 onward. The region under each curve represents x . The time interval for the region under each signal graph is as follows: Ay, 0 to 10; B, 0 to 10; C, 0 to 13; D, 0 to 15. The final diagram provides the event list for different values of t_{sim} : 0, Ay = x, B = x, C = x, D = x; 10, Ay = 1, B = 0; 13, C = 0; 15, D = 1; 20, B = 1; 23, C = 1; 25, D = 0; 30, Ay = 0; 33, C = 0; 35, D = 1; 40, B = 0. All values estimated.

The structure has inputs A_y , B , C , and D and five levels. The following list provides the inputs to each gate, according to level. Level 1. First inverter: B . Second inverter: A_y . Level 2. First and gate: B prime and C . Second and gate: A_y prime and B . level 3. First or gate: A_y and $T_{\text{sub } 1}$ from the first and gate. X or gate: $T_{\text{sub } 2}$ from second and gate and D . Second or gate: $T_{\text{sub } 2}$ and D prime. Level 5. Or gate: $T_{\text{sub } 3}$ from first or gate and $T_{\text{sub } 4}$ from x or gate. The level 5 or gate produces $F_{\text{sub } 1}$, and the second level 4 or gate produces $F_{\text{sub } 2}$.

The structure has inputs A , B , C , and D and four levels. The following list provides the inputs for each gate, according to level. Level 1. Inverter: A . And gate: B and C . Level 2. N and gate: A' and D . Level 3. N and gate: A' and signal from level 2 n and gate. Or gate: A' and signal from level 1 and gate. Level 4. First and gate: signal from level 3 n and gate and signal from level 3 or gate. Second and gate: signal from level 3 or gate and level 2 n and gate. The first level 4 and gate produces F , and the second level 4 and gate produces G .

Part a: segment designation. A figure 8 is composed of seven segments. Clockwise from the top, the exterior segments are labeled a, b, c, d, e, and f, and the middle segment is labeled g. Part b: numerical designation for display. Different combinations of segments a to g produce the digits 0 to 9, with 1 formed by segments b and c.

The structure has inputs $A_{y\ sub\ 0}$, $B_{\ sub\ 0}$, and $C_{\ sub\ 0}$, and it has three levels. The following list provides the input for each gate, according to level. Level 1. N and gate: $A_{\ sub\ 0}$ and $B_{\ sub\ 0}$. N or gate: $A_{y\ sub\ 0}$ and $B_{\ sub\ 0}$. Inverter: $C_{\ sub\ 0}$. Level 2. First and gate: signal from level 1 n and gate and $C_{\ sub\ 0\ prime}$. Second and gate: signal from level 1 and gate, and signal from level 1 n or gate complemented. Inverter: $C_{\ sub\ 0\ prime}$. Level 3. N or gate: signal from level 1 n or gate and signal from first level 2 and gate. x or gate: signal from second level 2 and gate, and signal from level 2 inverter. The level 3 n or gate produces $C_{\ sub\ 1}$, and the level 3 x or gate produces $S_{\ sub\ 0}$.

Part a: block diagram. The combinatorial circuit and clock pulses signal flip flops, which return feedback to the combinatorial circuit. Part b: timing diagram of clock pulses. A square waveform with uniform amplitude and periodicity.

Part a: logic diagram. Set input S and feedback Q enter the first n or gate, producing Q prime. Reset input R and feedback Q prime enter the second n or gate, producing Q. In each case, R and S jump to 1 from 0 before falling back to 0. Part b: function table. The table has columns for S, R, Q and Q prime. The row entries are as follows: row 1, 1 0, 1 0; row 2, 0 0, 1 0; row 3, 0 1, 0 1; row 4, 0 0, 0 1; row 5, 1 1, 0 0. The row 2 values occur after S = 1 and R = 0. The row 4 values occur after S = 0 and R = 1. The row 5 values indicate forbidden.

Part ay: logic diagram. The structure has 2 n and gates receiving R and S along with feedback Q and Q prime. However, R and S drop from 1 to 0, before jumping back to 1. So, Q feeds back to R, and Q prime feeds back to S. Part b: function table. The table has columns for the following values from left to right: row 1, 1 0, 0 1; row 2, 1 1, 0 1; row 3, 0 1, 1 0; row 4, 1 1, 1 0; row 5, 0 0, 1 1. The row 2 entries occur after $S = 1$ and $R = 0$. The row 4 entries occur after $S = 0$ and $R = 1$. The row 5 entries indicate forbidden.

Part ay: logic diagram. The structure includes the standard S R latch configuration. However, S and R are each replaced by an n and gate, which receives that signal as well as signal E n. Part b” function table. The table has columns for the following values from left to right: E n, S, R, next state of Q. The row entries are as follows: row 1, 0, upper X, upper X, no change; row 2, 1, 0, 0, no change; row 3, 1, 0, 1, Q = 0 in rest state; row 4, 1, 1, 0, Q = 1 in set state; row 5, 1, 1, 1, indeterminate.

Part a: logic diagram. The structure resembles the structure for an S R latch with control unit. However, in place of S and R, the two gates of the control unit receive D and \overline{E} , and \overline{D} and \overline{E} , respectively. Part b: function table. The table has columns for the following entries from left to right: \overline{E} , D, next state of Q. The row entries are as follows from left to right: row 1, 0, X, no change; row 2, 1, 0, Q = 0 at reset state; row 3, 1, 1, Q = 1 at set state.

Each symbol is based on a vertical rectangle with two horizontal line segments extending to the left side, and two corresponding horizontal segments extending from the right side. First latch: S R. The top left and bottom left segments intersect the rectangle at S and R, respectively. The bottom right segment intersects the rectangle at a bubble. Second latch: S R bar. The S R symbol with additional bubbles at S and R. Third latch: D. The S R symbol with S and R replaced by D and E n.

Part ay: response to positive level. The regions at the graph maximum are indicated. Part b: positive edge response. Movement is upward along the vertical segments of the waveform. Part c: negative edge response. Movement is downward along the vertical segments of the waveform.

The structure has 2 levels. The first level consists of 4 n and gates. The gates receive the following inputs. First gate: feedback from second and fourth gates. Second gate: C l k and feedback from first gate. Third gate: C l k and feedback from second and fourth gates. Fourth gate: D and feedback from third gate. Level 2 consists of 2 additional n and gates. The first gate receives S from the second level 1 n and gate, as well as feedback Q prime from the second level 2 n and gate. The second level 2 gate receives R from the third level 1 n and gate, as well as feedback Q from the first level 2 gate.

Each symbol is based on the standard latch symbol. Part ay: positive edge. The top left and bottom left segments intersect the rectangle at D and an arrow head labeled C l k, and the bottom right segment intersects the rectangle at a bubble. Part b: negative edge. The positive edge symbol with a bubble at C l k.

Part a: circuit diagram. The structure has three levels. Level 1. First and gate: inputs J and feedback Q prime. Second and gate: K prime and feedback Q. Level 2. Or gate: inputs from first and second level 1 and gates. Level 3. Positive edge latch: input from level 2 or gate at D. The latch produces outputs Q and Q prime corresponding to D and C l k. Part b: graphic symbol. The latch rectangle has the following inputs on its left side from top to bottom: J, arrowhead with C l k, and K.

Part a: from J K flip flop. The J K flip flop receives T at J and K. Part b: from D flip flop. The latch receives input from an x or gate at D, and the x or gate receives T and output from the flip flop corresponding to D. part c: graphic symbol. The symbol is the D flip flop symbol with D replaced with T.

Part a: circuit diagram. The circuit has a structure similar to the D type positive edge triggered flip flop. However, an additional reset signal provides input to the second and fourth level 1 n and gates, as well as the second R-side n and gate in level 2. Part b: graphic symbol. The latch rectangle has inputs data and clock corresponding to outputs Q and Q prime, with additional control input reset, R, at a bubble on the bottom side of the rectangle. Part c: function table. The columns contain the following values from left to right: R, C l k, D, Q, Q prime. Row 1: 0, upper X, upper X, 0, 1. Row 2: 1, up arrow, 0, 0, 1. Row 3: 1, up arrow, 1, 1, 0.

The circuit includes two D flip flops. Input x enters two and gates with outputs merging at an or gate. The output of the or gate enters the D terminal of the first flip flop. The Q terminal of the flip flop produces Ay , which feeds back to the first and gate, and the second and gate receives B , which is the Q-terminal output of the second flip flop. At the same time, the clock sends input to the first and second flip flops, producing outputs Ay prime and B prime. Ay prime becomes input for a third and gate leading to the D terminal of the second flip flop, which also receives x . In addition, Ay and B enter a second or gate, and the output of the or gate combines with the complement of x at an and gate, producing y .

The state diagram is a directed graph with states 00, 01, 10, and 11. The following list provides each path, followed by its value: 00 to 00, 0 slash 0; 00 to 01, 1 slash 0; 01 to 00, 0 slash 1; 01 to 11, 1 slash 0; 11 to 00, 0 slash 1; 11 to 10, 1 slash 0; 10 to 10, 1 slash 0; 10 to 00, 0 slash 1.

Part a: circuit diagram. Inputs x and y enter an x or gate, which outputs to a second x or gate, leading to the D terminal of the D flip flop. The flip flop also receives input from the clock, while outputting Ay, which feedback back to the second x or gate. Part b: state table. The table has columns for the following values: present state Ay, inputs x and y, next state Ay. The row entries are as follows: row 1, 0, 0 and 0, 0; row 2, 0, 0 and 1, 0; row 3, 0, 1 and 0, 1; row 4, 0, 1 and 1, 0; row 5, 1, 0 and 0, 1; row 6, 1, 0 and 1, 0; row 7, 1, 1 and 0, 0; row 8, 1, 1 and 1, 1. Part c: state diagram. The diagram has states 0 and 1. The following list provides each path, followed by its value: 0 to 0, 0 0, 1 1; 0 to 1, 0 1, 1 0; 1 to 1, 0 0, 1 1; 1 to 0, 0 1, 1 0.

Input x flows through an inverter to an and gate wired to the K terminal of the first $J K$ flip flop, and to the J terminal of the second $J K$ flip flop. Input x flows directly to an x or gate wired to the K terminal of the second $J K$ flip flop. The second flip flop produces output B , which feeds back to the and gate and to the J terminal of the first $J K$ flip flop. The first flip flop in turn produces output A , which feeds back to the x or gate. Both flip flops receive clock input.

The circuit has the following four states: $S_0 = 00$, $S_1 = 01$, $S_2 = 10$, and $S_3 = 11$. The paths with value 0 are as follows: S_0 to S_1 , S_1 to S_3 , S_2 to S_3 , S_3 to S_0 . The paths with value 1 are as follows: S_0 to S_0 , S_1 to S_2 , S_2 to S_2 , S_3 to S_3 .

Part a: circuit diagram. Input x flows into an AND gate wired to the T terminal of the first flip flop, and x flows into the T terminal of the second flip flop. Each flip flop also receives clock input at Clk , and reset input at R . The first and second flip flops send outputs A and B to a second AND gate, which outputs y . B also feeds back to the first AND gate. Part b: state diagram. The circuit has four states: 00 , 01 , 10 , 11 . Each looping path from one state to itself has value 0, all other paths have value 1.

Part a: Mealy machine. The initial inputs flow to the next state combinatorial logic and to the output combinatorial logic. Signals then flow from the next state logic through the clock-attached state register to the output logic, which generates Mealy-type outputs. The state register output is also fed back to the next state logic. Part b: Moore machine. This machine has the same basic structure as the Mealy machine, but the initial inputs do not advance directly to the output logic.

The test bench output includes waveforms and related data for t_{clock} , t_{reset} , $t_{\text{x in}}$, state 1 0, next state 1 0, and $t_{\text{y out}}$. Valid Mealy outputs are identified at three points. First valid output: $t_{\text{x in}} = 1$, state 1 0 between S 1 and S 3, next state 1 0 between 3 and 2, $t_{\text{y out}} = 0$. Second valid output: $t_{\text{x in}} = 0$, state 1 0 between S 3 and S 0, next state 1 0 at 0, $t_{\text{y out}} = 1$. Third valid output: $t_{\text{x in}} = 1$, state 1 0 between S 0 and S 1, next state 1 0 between 1 and 3, $t_{\text{y out}} = 0$. The test bench output also includes a Mealy glitch: $t_{\text{x in}} = 0$, state 1 0 at S 1, next state 1 0 at unidentified state, $t_{\text{y out}} = 1$.

The test bench output includes results for t_{clock} , t_{reset} , $t_{\text{x in}}$, state 1 0, and $t_{\text{y out 1 0}}$. In the square waveform for t_{reset} , a reset on the fly is indicated by a vertical drop from 1 to 0, followed by a comparatively short interval at 0. This reset corresponds to $t_{\text{x in}} = 1$, and the start of interval 0 in both state 1 0 and $t_{\text{y out 1 0}}$.

Starting at $t = 15$, t_x in alternates between 10-unit intervals at 1 and 0. The following list provides the time intervals during which each output has value 1: t_y out 1, 60 to 80; t_y out 2, 60 to 80; A_y , 40 to 80; B , 20 to 40, 60 to 80. All values estimated.

The circuit has 7 states, a to g . The paths are as follows: a to a , 0 slash 0; a to b , 1 slash 0; b to c , 0 slash 0; c to a , 0 slash 0; c to d , 1 slash 0; b to d , 1 slash 0; d to e , 0 slash 0; d to f , 1 slash 1; e to a , 0 slash 0; e to f , 1 slash 1; f to f , 1 slash 1; f to g , 0 slash 0; g to f , 1 slash 1; g to a , 0 slash 0.

The circuit have 5 states ay to e. The paths and their values are as follows:
ay to ay, 0 slash 0; ay to b, 1 slash 0; b to c, 0 slash 0; c to ay, 0 slash 0; b
to d, 1 slash 0; c to d, 1 slash 0; d to d, 1 slash 1; d to e, 0 slash 0; e to d, 1
slash 1.

The circuit has four states: $S_0/0$, $S_1/0$, $S_2/0$, and $S_3/1$. The paths and their values are as follows, with each state identified by its S value: S_0 to S_0 , 0; S_0 to S_1 , 1; S_1 to S_0 , 0; S_1 to S_2 , 1; S_2 to S_0 , 0; S_2 to S_3 , 1; S_3 to S_3 , 1; S_3 to S_0 , 0.

Each map has m entries equal to 1 and variously shaded. First map: $D_{\text{sub } A y} = A y x + B x$. $m_{\text{sub } 3}$ and $m_{\text{sub } 7}$ are lightly shaded, and $m_{\text{sub } 5}$ and $m_{\text{sub } 7}$ are darkly shaded. Second map: $D_{\text{sub } B} = A y x + B \text{ prime } x$. $m_{\text{sub } 1}$ and $m_{\text{sub } 5}$ are lightly shaded, and $m_{\text{sub } 5}$ and $m_{\text{sub } 7}$ are darkly shaded. Third map: $y = A y B$. $m_{\text{sub } 7}$ and $m_{\text{sub } 6}$ are darkly shaded.

The D terminal of the first D flip flop receives the following input: x and Ay , or, x and B . The flip flop produces Ay at the Q terminal. The D terminal of the second flip flop receives the following input: x and B prime, or, x and Ay . This flip flop produces B at B, and it produces B prime. Input x and B yield y .

First map: $J \text{ sub } Ay = B \times \text{prime}$. $m \text{ sub } 1 = 1$. The following m entries = X : $m \text{ sub } 4$, $m \text{ sub } 5$, $m \text{ sub } 7$, $m \text{ sub } 6$. $m \text{ sub } 2$ and $m \text{ sub } 6$ are shaded.

Second map: $K \text{ sub } Ay = B \times$. $m \text{ sub } 7 = 1$. The following m entries = X : $m \text{ sub } 0$, $m \text{ sub } 1$, $m \text{ sub } 3$, $m \text{ sub } 2$. $m \text{ sub } 3$ and $m \text{ sub } 7$ are shaded.

Third map: $J \text{ sub } B = x$. The following m entries = 1 : $m \text{ sub } 1$ and $m \text{ sub } 5$. The following m entries = X : $m \text{ sub } 3$, $m \text{ sub } 2$, $m \text{ sub } 7$, and $m \text{ sub } 6$. The following entries are shaded: $m \text{ sub } 1$, $m \text{ sub } 3$, $m \text{ sub } 5$, $m \text{ sub } 7$. Fourth map: $K \text{ sub } B = \text{the complement of } Ay \times \text{ or } x$. The following entries = 1 : $m \text{ sub } 2$, $m \text{ sub } 7$. The following entries = X : $m \text{ sub } 0$, $m \text{ sub } 1$, $m \text{ sub } 4$, $m \text{ sub } 5$. The following entries are lightly shaded: $m \text{ sub } 5$, $m \text{ sub } 7$. The following entries are darkly shaded: $m \text{ sub } 0$, $m \text{ sub } 2$.

Terminal J on the first flip flop receives the following input: x' and B. The corresponding output is Ay . Terminal K on the first flip flop receives the following input: x and B. The corresponding output is B' . Terminal J on the second flip flop receives input x . The corresponding output is B. Terminal K on the second flip flop receives the following input: $x \oplus Ay$. The corresponding output is B' .

For each map the following list provides the m entries that are both shaded and equal to 1. First map, $T \text{ sub } A_y 2 = A_y \text{ sub } 1 \wedge A_y \text{ sub } 0$: $m \text{ sub } 3, m \text{ sub } 7$. Second map, $T \text{ sub } A_y 1 = A_y \text{ sub } 0$: $m \text{ sub } 1, m \text{ sub } 3, m \text{ sub } 5, m \text{ sub } 7$. Third map, $T \text{ sub } A_y 0 = 1$: all m entries.

The counter has a series of 3 T flip flops, with each flip flop receiving clock input. for each flip flop, the following list provides the input at the T terminal and the corresponding output. first flip flop: input 1, output A sub 0. Second flip flop: input Ay sub 0, output Ay sub 1. Third flip flop: input Ay sub 0 and Ay sub 1, output Ay sub 2.

The first and second flip flops receive clock inputs, producing corresponding outputs A_y prime and B prime. The following list provides the T-terminal inputs and the corresponding outputs for each flip flop. First flip flop: input A_y and B , output A_y . Second flip flop: input A_y prime and B , output B .

For the state diagram, the paths and their values are as follows: 0 0 0 to 0 1 1, 0 slash 0; 0 0 1 to 0 0 1, 0 slash 0; 0 1 1 to 0 1 0, 1 slash 1; 0 0 1 to 0 0 1, 0 slash 0; 0 0 1 to 1 0 0, 1 slash 1; 0 1 0 to 0 1 0, 0 slash 0; 1 0 0 to 0 1 1, 1 slash 0; 1 0 0 to 0 1 0, 0 slash 0; 0 1 0 to 0 0 0, 1 slash 1; 0 0 0 to 1 0 0, 1 slash 1.

Each graph is a square waveform oscillating from 0 to 1 versus time t . The following list provides the time intervals over which the different signals equal 1. Enable: 40 onward. Signal A: 0 to 10, 20 onward. Signal B: 10 to 20, 30 to 40, 50 to 60, 70 to 80. Signal C: 10 onward. Signal D: 20 to 40, 60 onward. Signal E: 0 to 20, 30 onward. Signal F: 0 to 30, 40 onward. All values estimated.

The system includes 4 D flip flops with clock input, producing outputs A_y sub 0 to A_y sub 3. The D terminals of the flip flops receive the following inputs. First D terminal: load complemented and A_y sub 0, or, I sub 0 and load. Second D terminal: load complemented and A_y sub 1, or, I sub 1 and load. Third D terminal: load complemented and A_y sub 2, or, I sub 2 and load. Fourth D terminal: load complemented and A_y sub 3, or, I sub 3 and load.

The circuit includes 4 D flip flops, with each flip flop receiving clock input at C. The first flip flop in the series received serial input S I at D. Each flip flop then sends output to the D terminal of the next flip flop in the series. The final flip flop produces serial output S O.

Part a: block diagram. Inputs from the clock and shift control merge at an AND gate, which produces output to shift registers A and B. Shift register A sends $S O_A$ to a node, Feedback $S I_A$ goes from the node to A. Signal $S I_B$ goes from the node to shift register B, and shift register B produces $S O_B$. Part b: timing diagram. The square waveform for the clock has maximums at regular time intervals T_1 to T_4 . The square waveform for the shift control is at 1 from time less than t_1 to the end of T_4 . Dots mark the signal graph to the left of the raised region, at points on the raised region corresponding to the start of each labeled time interval, and to the right of the raised region.

Shift register Ay for the augend receives S from the F Ay, as well as inputs from the shift control and clock. Shift register B receives serial input, shift control input, and clock input, and a D flip flop receives the shift control and clock input, as well as possible clear input. Shift registers Ay and B send inputs x and y to the F Ay. The F Ay produces S, and it sends a signal from C to D on the D flip flop. The flip flop then sends a signal from Q to z at the F Ay.

Shift register Ay receives input S, shift control, and clock signals, and it produces output x. Shift register B receives serial input, shift control, and clock signals, and it produces output y. The system also includes a J K flip flop. The terminals of the flip flop receive the following inputs. Terminal J: x and y. Terminal K: complement of, x or y. Terminal C: shift control and clock. The J K flip flop is also wired to a clear mechanism. The flip flop sends output to an x or gate, which also receives x and y. the x or gate sends output S to Ay.

Part a: The shift register receives the following inputs: M S B in, L S B in, clock signal, clear B , I par 4 bits, s_1 , and s_0 . The register produces A_y par at 4 bits. Part b: The system includes for 4 by 1 M U X units. Each M U X has 5 terminals: 0, 1, 2, 3, s_0 , s_1 , and y . For each M U X , terminal 3 receives parallel input I , with standard subscript identifier. Each unit also receives inputs s_0 and s_1 at the same-named terminals. The remaining M U X terminals are wired to a series of D flip flops with clock and clear b inputs and parallel outputs A_y , with the standard subscript identifiers. For the first three pairs of M U X and D flip flops, the terminals are wired as follows. Terminal 1 in the first M U X , terminal 0 in the second M U X , and terminal 2 in the third M U X are wired to output $A_{y \text{ sub } 1}$ from the second D flip flop. This pattern repeats. The link to terminal 1 indicates serial input for shift right, and the link to terminal 2 indicates serial input for shift left.

Part a: with T flip flops. The system includes a series of 4 T flip flops. The R terminal of each T flip flop is connected to the rest, and the T terminal of each flip flop is connected to logic 1. The first flip flop receives the count at C and produces A_y sub 0. The output from the first flip flop enters the second flip flop at C. The second flip flop produces A_y sub 1, which enters the third flip flop at C, and the process continues. Part b: with D flip flops. The structure is the same as the structure for T flip flops, but each D terminal is connected to a bubble on an output of the same flip flop.

The system includes 4 J K flip flops. Logic 1 is wired to the following inputs: J and K on first flip flop, K on second flip flop, J and K on third flip flop, K on fourth flip flop. The first flip flop receives the count at C, and it sends Q sub 1 to C on the second and fourth flip flops. The second flip flop sends Q sub 2 to C on the third flip flop and to an and gate, which receives Q sub 4 from the third flip flop. The output from the and gate enters the fourth flip flop at J, and the fourth flip flop produces Q sub 8.

The system includes 4 B C D counters with each counter linked to Q sub 1, Q sub 2, Q sub 4, and Q sub 8. The count pulses enter the 10 to the 0 digit counter. Q sub 8 from this counter enters the 10 to the first counter. Q sub 8 from the 10 to the first digit counter enters the 10 squared digit counter.

The system includes 4 J K flip flops. The first flip flop receives the count enable signal at J and K, the clock signal at C, and clear b at the clear b terminal, and it produces $A_y \text{ sub } 0$. Each subsequent flip flop receives count enable and A from the previous flip flop at J and K, and clear b at clear b.

The system includes 4 T flip flops. The system receives 4 initial inputs: clear b, clock, up, and $w_{sub 1}$, which is equivalent to up complemented and down. For the first flip flop, the T terminal receives $t_{sub 0}$, which is up or $w_{sub 1}$, and it produces $Ay_{sub 0}$. For the second T flip flop, the T terminal receives $t_{sub 1}$. $T_{sub 1}$ is $w_{sub 2}$ or $w_{sub 3}$. $w_{sub 2}$ is $w_{sub 1}$ and complement output from the first flip flop. $w_{sub 3}$ is up and $Ay_{sub 0}$. The T terminal of the third flip flop receives $T_{sub 2}$. $T_{sub 2}$ is $w_{sub 4}$ or $w_{sub 5}$. $w_{sub 4}$ is $w_{sub 2}$ and the complement output from the second flip flop. $w_{sub 5}$ is $w_{sub 3}$ and $Ay_{sub 1}$. The pattern repeats in this way.

Part ay: The 4-bit binary counter receives the following inputs: count, load, data in at 4 bits, clear b, clock. The counter produces Ay count at 4 bits and C out. Part b: The system includes 4 J K flip flops, with standard inputs and outputs. From the start of the circuit, the inputs are based on different related combinations of w values, as follows. In the first level, and gates produce outputs w sub 1 to w sub 8, paired by J K flip flop. In the second level, 8 or gates produce outputs w sub 9 to w sub 16, paired by J K flip flop. The inputs for the first and second J K flip flops are as follows. For the first flip flop, J receives w sub 9. w sub 9 is the count and the complemented load or w sub 1. w sub 1 is the load and I sub 0. K receives w sub 10. w sub 10 is the sum of the count and the complemented load or w sub 2. w sub 2 is the load and I sub 0 complemented. The first flip flop produces Ay sub 0. For the second flip flop, the inputs and outputs are as follows. J receives w sub 11. w sub 11 is w sub 3, which is the load and I sub 1, or w sub 17. w sub 17 is the sum of the count and the complemented load and Ay sub 0. The pattern repeats. All resulting Ay values then enter an and gate, leading to the count.

Part ay: using the load input. The counter from Figure 6.14 receives the following inputs: count = 1, clear b = 0, clock, 4 inputs = 0. The counter produces outputs Ay sub 0 to Ay sub 3. Ay sub 0 and Ay sub 3 enter an and gate, which sends a load to the counter. Part b: using the clear input. The system is the same as the system in part ay. The inputs have no effect, and Ay sub 1 and A sub 3 produce clear b, which becomes input for the counter.

Part ay: logic circuit diagram. The system includes three J K flip flops, with each flip flop receiving the same clock input. The first flip flop receives input B at J and K, and it produces Ay. The second flip flop receives C at J and logic 1 at K, and it produces B. The third flip flop receives complement output from the second flip flop at J and logic 1 at K, and it produces C. Part b: state transition diagram. State 1 1 1 flows to state 0 0 0, and state 0 1 1 flows to state 1 0 0. The remaining six states form the following loop: 0 0 0, 0 0 1, 0 1 0, 1 0 0, 1 0 1, 1 1 0.

Part a: ring counter with initial time value = 1000. Shift right enters the queue, which consists of T sub 0, T sub 1, T sub 2, and T sub 3. T sub 3 feeds back to T sub 0. Part b: sequence of 4 timing signals. T sub 0, T sub 1, and T sub 2, and T sub 3 are staggered, occurring in the order listed. Part c: counter and decoder. The count enable signal enters the 2-bit counter, which sends 2 inputs to the 2 by 4 decoder. The 2 by 4 decoder then generates outputs T sub 0 to T sub 3.

Part a: four-stage switch tail ring counter. The system consists of 4 D flip flops receiving the same clock signal. The first flip flop produces A and A prime, with A going to D on the second flip flop. The second flip flop produces B and B prime, with B going to D on the third flip flop. The third flip flop produces C and C prime, with C going to D on the fourth flip flop. The fourth flip flop produces E and E prime, with E prime to D on the first flip flop. part b: count sequence and required decoding. For each sequence number, a table provides flip flop outputs for A through E, and the and gate required for output. Sequence 1: 0 0 0 0, A prime E prime. Sequence 2: 1 0 0 0, A B prime. Sequence 3: 1 1 0 0, B C prime. Sequence 4: 1 1 1 0, C E prime. Sequence 5: 1 1 1 1, A E. Sequence 6: 0 1 1 1, A prime B. Sequence 7: 0 0 1 1, B prime C. Sequence 8: 0 0 0 1, C prime E.

On the time interval from $t = 88$ to 168 nanoseconds, the square waveforms for Ay 0 to Ay 3 have the following characteristics. Ay 0: 4 periods, starting halfway through a segment at 0. Ay 1: 2 periods, starting one-fourth of the way through the segment at 0. Ay 2: 1 period starting at 0. Ay 3: 1 half-period at 1. Part b: from 70 to 98 nanoseconds. From $t = 81.9$ to 86.8 nanoseconds, the signals for Ay 0 to Ay 2 drop from 1 to 0 in the following sequence Ay 0, Ay 1, Ay 2. Ay 3 is at 0 over this interval, before rising to 1 at $t = 88.2$. All values estimated.

In the system inputs load L, count C, and data I enter the J K flip flop via three levels of gates. The following list provides the gate inputs at each level. Level 1. First n or gate: L and output from second n or gate. Second n or gate: L and I. Level 2. Or gate: L and C. level 3. First and gate: output from first level 1 n or gate, output from level 2 or gate. Second and gate: output from level 2 or gate, output from second level 1 n or gate. The outputs from the first and second level 3 and gates go to J and K on the flip flop.

Part a: write cycle. On the clock graph, the interval from the start of T 1 to the start of T 2 measures 20 nanoseconds. The graph for memory address has two wave forms. The first plot rises with the clock graph at T1 and then falls as the clock graph rises at T 4. The second plot falls as the clock graph rises at T 1, before rising with the clock graph at T 4. The region between graphs indicates address valid. The memory enable graph rises with the clock graph at T 1 and falls with the clock graph at T 3. The read write graph is the memory enable graph reflected about a horizontal axis. The bottom of the graph's falling segment indicates initiate writing, and the bottom of the graph's rising segment indicates latched. The data input graph is the same as the memory address graph, and the region between plots indicates data valid. Part b: read cycle. The waveforms for clock, memory address, and memory enable are the same as those in part a. The interval from the start of T 1 to the end of T 3 is 50 nanoseconds. The read command is initiated at the top end of the memory enable graph's rising segment. the read write graph is horizontal. In the data output graph, the data valid region is centered below the falling segment of the memory enable graph.

Part ay: logic diagram. Two and gates feed to S and R on the main unit. The first and gate receives select, read write complemented, and input. The second and gate receives read write complemented, select, and input complemented. The unit sends output to a third and gate, which also receives select and read write signals. The third and gate generates output. Part b: The B C receives input, select, and read write. The B C produces output.

A 2 by 4 decoder receives address inputs and memory enable input at E N. The decoder has outputs for words 0, 1, 2, and 3. A 4 by 4 array of B C units is arranged with 1 row for each word. Each B C unit receives input data, the corresponding word, and read write input. Within each column of the array, the B C units output to a common or gate, and the or gates produce output data.

The system involves 2 5 by 32 decoders. The first decoder receives input X, and it has words 0 to 31 corresponding to rows in the array. The second decoder has inputs Y, and it has words 0 to 31 corresponding to columns in the array. Each node in the array has a 10 digit binary address, with the first 5 digits for the X word and the second 5 digits for the Y word.

The system includes an 8 bit row register linked to $R_{Ay} S_{bar}$, and an 8 bit column register linked to $C_{Ay} S_{bar}$. The 8 bit address passes through the row register and an 8 by 256 decoder linked to $R_{Ay} S_{bar}$. The decoder then signals a 256 by 256 memory cell array. At the same time, the 8 bit address passes through the column register and an associated 8 by 256 decoder linked to $C_{Ay} S_{bar}$, and the decoder signals the memory cell array. In addition, the memory cell array receives read write commands and data, while also producing data output.

Part a: block diagram. The 8 by 4 ROM receives $A_{\text{sub } 0}$, $A_{\text{sub } 1}$, and $A_{\text{sub } 2}$. $A_{\text{sub } 0}$ leads to output $B_{\text{sub } 0}$. 0 leads to $B_{\text{sub } 1}$, and the ROM produces $B_{\text{sub } 2}$ to $B_{\text{sub } 5}$. Part b: ROM truth table. Each row of the table has three values for $A_{\text{sub } 2}$, $A_{\text{sub } 1}$, and $A_{\text{sub } 0}$, followed by four values for $B_{\text{sub } 5}$, $B_{\text{sub } 4}$, $B_{\text{sub } 3}$, and $B_{\text{sub } 2}$: row 1, 0 0 0, 0 0 0 0; row 2, 0 0 1, 0 0 0 0; row 3, 0 1 0, 0 0 0 1; row 4, 0 1 1, 0 0 1 0; row 5, 1 0 0, 0 1 0 0; row 6, 1 0 1 0 1 1 0; row 7, 1 1 0, 1 0 0 1; row 8, 1 1 1, 1 1 0 0.

Part a: programmable read-only memory, P ROM. The sequence is as follows: inputs; fixed, and, array, or decoder; programmable, or, array; outputs. part b: programmable array logic, P Ay L. The sequence is as follows: inputs; programmable, and, array; fixed, or, array; outputs. Part c: programmable logic array, P L Ay. The sequence is as follows: inputs; programmable, and, array; programmable, or, array; outputs.

Inputs A , B , and C are entered the first array directly and via inverters, so that the array has columns for A , B , C , A' , B' , and C' from right to left. The array has four rows ending in and gates labeled 1 to 4 from top to bottom. Exes at the nodes indicate the inputs to be multiplied: 1, A and B' ; 2, A and C ; 3, B and C ; 4, A' , B , and C' . The and gates are also at the left ends of rows in a second array. From top to bottom, the rows of the second array represent $A'B'$, $A'C$, BC , and $A'B'C'$. The second array also has 2 columns, with each column descending to an or gate. Exes mark nodes on each row, indicating values fed into the or gates. First or gate: $A'B'$, $A'C$, and $A'B'C'$. The output of the or gate and 0 enter an x or gate, producing F_1 . Second or gate: $A'C$ and BC . The output of the second or gate and 1 enter a second x or gate, producing F_2 .

P L Ay programming table. For each product, the table provides the product term, the input values for Ay, B, and C, and the outputs C and T for F sub 1 and f sub 2, respectively. Product Ay B: 1, 1 1 blank, 1 1. Product Ay C: 2, 1 blank 1, 1 1. Product B C: 3, blank 1 1, 1 blank. Product Ay prime B prime C prime: 4, 0 0 0, blank 1. Each K map has rows for Ay and columns for B C. For each map, the following lists provide the m entries equal to 1. First K map: m sub 0, m sub 1, m sub 2, m sub 4. Second map: m sub 5, m sub 7, m sub 6.

The array has columns for and gate inputs 1 to 10 from left to right. The array has rows for product terms 1 to 12, grouped as follows from top to bottom: 1 to 3, 4 to 6, 7 to 9, and 10 to 12. Between product terms 3 and 4, $I_{sub\ 1}$ and $I_{sub\ 1\ prime}$ connect to columns 1 and 2, respectively. Between product terms 6 and 7, $I_{sub\ 2}$ and $I_{sub\ 2\ prime}$ connect to columns 3 and 4. Between product terms 9 and 10, $I_{sub\ 3}$ and $I_{sub\ 3\ prime}$ connect to columns 5 and 6. Below product term 12, $I_{sub\ 4}$ and $I_{sub\ 4\ prime}$ connect to columns 7 and 8. Rows for each group of product terms enter separate and gates that send outputs to a common or gate, which then produces an F value. For product terms 1 to 3, the or gate output combines with and gate input 9 and, and gate input 10 complemented, to yield $F_{sub\ 1}$. The F outputs for the remaining product terms are as follows: terms 4 to 6, $F_{sub\ 2}$; terms 7 to 9, $F_{sub\ 3}$; terms 10 to 12, $F_{sub\ 4}$.

The P A_y L has rows for product terms 1 to 12, in groups of 3. The grouped product terms alternate with pairs of direct and complemented inputs. From top to bottom, the inputs are A_y, B, C, and D. The columns of the P A_y L represent the following and gate inputs from left to right: A_y, A_y prime, B, B prime, C, C prime, D, D prime, w, and w prime. There are intact fuses at the following nodes of the array, identified by product term and and gate input. Product term 1: A_y, B, C prime. Product term 2: A_y prime, B prime, C, D prime. Product term 4: A_y. Product term 5: B, C, D. Product term 7: A_y prime, B. Product term 8: C, D. Product term 9: B prime. Product term 10: w. Product term 11: A_y, C prime, D prime. Product term 12: A_y prime, B prime, C prime, D prime. An ex in an and gate indicates all fuses intact, or always = 0.

An 8-column array has columns 7 and 8 for the clock and O E. The array has 5 rows extending rightward to separate and gates. The and gates feed into a common or gate, which sends an output to D on a D flip flop. The C L K terminal on the flip flop receives input from column 7, and the flip flop provides 2 types of output: a buffered D-side output merged with O E input; direct and complemented clock-side output to columns 6 and 7. Two pairs of direct and complemented inputs also enter columns 1 to 4.

The system includes a 3 by 3 array for switch matrices. A 2 by 2 array of CL B units is centered in the switch array so that each C L B unit is adjacent to 4 switches. Vertical and horizontal long lines run between the switch matrices and C L B units. I O B units are positioned along the exterior of the switch matrix array, so that there is an I O B unit for each row and column in which a switch matrix or C L B unit occurs.

In the C L B system, inputs F 1 to F 4 enter a logic function that generates F prime. Inputs G 1 to G 4 enter a logic function that generates G prime, and inputs C 1 to C 4 enter multiplexers H 1, D sub in slash H 2, S R slash H sub 0, and E C. F prime, G prime, D sub in slash H 2, and S R slash H sub 0 flow into another logic function via multiplexers. Downstream of the logic function, a multiplexer for F prime and H prime yields output X. A multiplexer for G prime and H prime yields output Y, and multiplexers for D in, F prime, G prime, and H prime send signals to the D terminals in separate D flip flops. Signals travel from the S R slash H sub 0 multiplexer to the S D and R D terminals of each flip flop via S R controls. The E C signal combine with 1 at multiplexers, before being fed into the E C terminal of each flip flop, and the clock terminal of each flip flop receives a signal from a multiplexer fed K and its complement. the first flip flop produces Q, which combines with D sub in slash H 2 at a multiplexer to yield X Q. The second flip flop also produces Q, which combines with E C at a different multiplexer to yield Y Q.

The circuit includes three C M O S transmission gates in an L-shaped configuration. The left terminals of the left gates connect to a vertical line to the left of the gate. The right terminals of the left gates connect to a vertical line to the right of the gates. A horizontal line runs between the two left gates, and the left and right terminals of the right gate connect to the horizontal line. Flow occurs from left to right and from right to left across each gate, and in both directions along the lines.

In the I O B, three multiplexers receive direct and complemented inputs for O E bar, O, and output clock. The signal from the O multiplexer enters D of the first D flip flop, and the signal from the output clock multiplexer enters the clock terminal of the flip flop. The flip flop output at Q combines with the signal from the O multiplexer, producing a signal that combines with the O E bar multiplexer signal and the slew rate control signal at the output buffer. The signal from the output buffer then follows two paths. The first path leads to a node connected to the I O, P Ay D. The node is part of the following series, with v sub c c: resistor, passive pull up or push down transformer, node, passive pull up or push down transformer, resistor. The second path for the output buffer signal runs through an input buffer, before branching. The first branch passes through a multiplexer to the D terminal of a second D flip flop. The second branch continues to a pair of multiplexers, where the signal combines with Q from the flip flop to yield I sub 1 and I sub 2. The second flip flop receives input clock signals via an inverter.

In the RAM cell, the input register receives the following inputs: A_y for n dash 1 : 0, at n bits; $W E$, $D 0$ or $D 1$, $W C L K$ via a multiplexer. Input A_y initiates a register output to the write row select module, which then signals a RAM array. The remaining inputs triggers outputs to the write control unit, which also sends output to the RAM array. In addition, the RAM array receives input from the read row select module, related to input A_y . In turn, the RAM array signals the read out module, which generates output $S P O$.

The system consists of a single input register feeding two identical RAM configurations, with all standard inputs identified. In the second RAM configuration, the read row select module also receives input D P R Ay, 3 : 0, at 4 bits.

The system consists of two logic cells. Each cell consists of a lookup table, carry and control logic, and D flip flop. The lookup table in the first unit receives inputs F 1 to F 4 at terminals I 1 to I 4. The carry and control logic receives a signal from O on the lookup table, as well as additional inputs F 1, F 2, B X, and C I N. The carry and control logic generates outputs X and X B, and it signals the D terminal of the D flip flop. The remaining flip flop terminals receive additional inputs, as follows: input C L K at C K, input C E at E C, input S R at S, and input B Y at R. The flip flop then sends X Q from the Q terminal. The second logic cell has the same basic configuration as the first logic cell, with the following exceptions. The lookup table receives inputs G 1 to G 4. The carry and control logic generates C O U T, Y B, and Y, and the D flip flop sends Y Q from the Q terminal.

The system includes three D flip flops for T F F, O F F, and I F F, respectively, with the standard inputs for C K, E C, and S R. The T F F output combines with T at a multiplexer, and the O F F output combines with O at a second multiplexer. The outputs of the two multiplexers then enter the programmable output buffer, along with V C C and O E from the package pin. The signal from the programmable output buffer branches along two paths. The first path passes through the programmable bias and E S D network to the I O package pin. The second path proceeds to the programmable input buffer, which also receives external V ref inputs of banks. These inputs additionally combine with the to next I O signal at a separate multiplexer, which then signals an I O package pin. At the same time, the programmable input buffer signals the programmable delay, producing input I at the D terminal of the third D flip flop. The third flip flop in turn generates I Q.

The Virtex architecture includes C L B arrays separated by block select RAM units and multipliers. The C L B arrays are edged by I O B units, and the RAM and multiplier complexes are edged by clock manager, or D C M, units, with a global clock multiplexer at the end of the I O B row.

The I O B includes 2 3-state cells, an input cell, and a P Ay D. Each 3-state cell includes reg O C K 1 and reg O C K 2 units feeding a single D D R multiplexer. The multiplexers send inputs to a buffer, which in turn singles the reg I C K 1 and reg I C K 2 units in the input cell, as well as the P Ay D.

First, develop the specification. Then develop, edit, simulate, and verify the H D L description. Is the description correct? If no, return to the development stage. If yes, are synthesis tools present? If yes, then synthesize the net list. If no, then manually develop a gate-level model. Once these steps are complete, simulate the net list or model. Compare the simulation results to the simulation of the net list or model. Do they match? If no, is it H D L? If no, then return to the manual development stage. If yes, then return to the original development stage. If the simulation results do match, then verify the timing. Is the timing met? If yes, then create production masks for the I C units. If no, then return to the original development stage.

Part a: Binary code enters a box for state name, Moore-type output signals, and unconditional register operations. The flow proceeds from the box to a decision, with one exit path leading to the conditional, Mealy, outputs and register operations. Part b: The sequence is as follows: input reset b; box, S 1, start, 0 0 1; decision, flag; exit path 0 and exit path 1, via 0 to R, converging on box S 2, G to F, 1 0 0; box S 3. Part c: The chart is the same as the chart in part b, with the following exceptions: 0 to R is replaced by flush R, and G to R is replaced by load F G.

Part ay: Reset b flows to box S 0 for $A_y + 1$ to A_y , at 0 0 1. The flow proceeds to decision E. The first exit path extends to decision F, which branches to S 1 at 0 1 0, and via 1 to S 2 at 0 1 1. The second exit path from E, with value 1, extends through 0 to R to S 3 at 1 0 0. Part b: The second chart has the same structure as the first chart, with the following exceptions. S 0 is for i n c r, A_y , and 0 to R is replaced by clear B.

The sequence is as follows: state s_0 , decision x in, exit 0 to s_0 , exit 1 to state s_1 , decision x in, exit 0 to s_0 , exit 1 to state s_2 , decision x in, exit 0 to s_0 , exit 1 to state s_3 slash y out, decision x in, exit 0 to s_0 , exit 1 to s_3 .

In the following diagram and charts, $Ay\ 3$ denotes Ay left bracket 3 right bracket, $Ay\ 2$ denotes Ay left bracket 2 right bracket, \leq denotes nonblocking assignment, and $\text{reset } b$ denotes active low reset condition. Part a: block diagram. The controller receives the start command, $\text{reset } b$, and the clock. The controller sends the following signals to the data path: clear E, set E, set F, clear $Ay\ F$, and increment Ay . The data path has entries for Ay , E, and E, and it receives clock. The data path sends status signals for $Ay\ 2$ and $Ay\ 3$ to the controller. Part b: $Ay\ S\ M$ chart. The process is as follows: input $\text{reset } b$, state S idle, decision start, return to S idle, signal 1 for $Ay \leq 0$ and $F \leq 0$ to state S 1, signal $Ay \leq Ay + 1$, decision $Ay\ 2$, signal 1 for $E \leq 1$, decision $Ay\ 3$, return to S 1, or signal 1, state S 2, return to $F \leq 1$. Part c: $Ay\ S\ M$ chart. The process is as follows: state S idle, decision $\text{reset } b$, signal 1, decision state, return to S idle, or signal 1 for $Ay \leq 0$ and $F \leq 0$, state S 1, signal $Ay \leq Ay + 1$, decision $Ay\ 2$, return for $E \leq 0$ to S 1, or signal 1 for $E \leq 1$, decision $Ay\ 3$ return to S 1, or signal 1, state S 2, return to S idle. Part d: $Ay\ S\ M$ chart. The process is as follows: input $\text{reset } b$, state S idle, decision start, return to S idle, or signal 1, clear $Ay\ F$ for $Ay \leq 0$ and $F \leq 0$, state S 1 increment Ay for $Ay \leq Ay + 1$, decision $Ay\ 2$, return via clear E for $E \leq 0$ to S 1, or signal 1, set E for $E \leq 1$, decision $Ay\ 3$, return to S 1, or signal 1, state S 2 set F for $F \leq 1$, return to S idle.

In design example, the controller receives the following inputs: start, clock, reset b, Ay 2, and Ay 3. The controller produces outputs: set E, clear E, set F, clear Ay F, and increment Ay. Outputs cock, clear Ay F, and increment Ay flow to a 4-bit counter with synchronous clear in the data path, producing outputs Ay sub 0 to Ay sub 4. The data path includes two J K flip flops. The first flip flop receives set E and clear E at J and K, and it outputs E from Q. The second flip flop receives set f and clear Ay F at J and K, and it outputs F from Q.

Part a: state diagram for states S idle, S 1, and S 2. The paths and their values are as follows: S idle to S 1, start = 1; S 1 to S 1, $Ay_{sub\ 2} = 0$ and $Ay_{sub\ 2} Ay_{sub\ 3} = 0$; S 1 to S 2, $Ay_{sub\ 2} Ay_{sub\ 3} = 1\ 1$; S 2 to S idle; S idle to S idle, start = 0. Part b. The related processes are as follows. If S idle, then S 1, clear Ay F, for 0 to Ay and 0 to F. If S 1, then S 1, increment Ay, for $Ay + 1$ to Ay; if $Ay_{sub\ 2} = 1$, then set E, for 1 to E, and if $Ay_{sub\ 2} = 1$, then clear E, for 0 to E. If S 1, then S 2, increment Ay, for 1 to F. If S 2, then S idle, for $Ay + 1$ to Ay.

The system includes two D flip flops. Each flip flop receives clock and reset b signals. The first flip flop receives D G sub 0. $D G \text{ sub } 0 = w \text{ sub } 1$ or $w \text{ sub } 2$. $w \text{ sub } 1 = \text{start}$ and $G \text{ sub } 0 \text{ b}$. $w \text{ sub } 2 = G \text{ sub } 0$ and $G \text{ sub } 0 \text{ b}$. The first flip flop produces G sub 0. G sub 0 is complemented to G sub 0 b, which combines with start at an and gate to produce clear Ay F. The second flip flop receives D G sub 1. $D G \text{ sub } 1 = w \text{ sub } 2$ and $w \text{ sub } 3$, with $w \text{ sub } 3 = Ay \text{ sub } 2$ and $Ay \text{ sub } 3$. The second flip flop produces G sub 1, which is complemented to G sub 0 b. G sub 0 b and G sub 0 merge at an and gate, producing w 2, leading to increment Ay. G sub 1 and G sub 0 yield set F. Ay sub 2 and w 2 yield set E, and Ay sub 2 prime and w 2 yield clear E.

At $t = 60$, set $E = 1$ corresponds to the positive edge of E . At $t = 150$, the negative edge of set F corresponds to the positive edge of F . At $t = 160$, the negative edge of clear $Ay F$ corresponds to the transition between d and 0 for $Ay 3 : 0$.

Part a: block diagram. The controller sends the following signals to the multiplicand side of the data path: load regs, sift regs, add regs, decrement P. The data path sends the following signals from its multiplier side to the controller: Ay, Q of 0, P = zero. The data path produces the product. Part b. Register P for the counter is 1 0 0 0. Register B for the multiplicand is 1 1 0 1 0 1 1 1, with 7 and 0 at the left and right ends. A word consists of 17 bits identified as 16 to 0 from left to right. The word is divided into the following segments. C at 16: blank. Register Ay, sum, from 15 to 8: 0 0 0 0 0 0 0 0. Register Q, multiplier, from 7 to 0: 0 0 0 1 0 1 1 1. 8 bits from register Ay and 8 bits from register B combine, with an output of 9 bits to register Ay.

Part a. The process is as follows: input reset b; state S idle; decision start; return to S idle; or signal 1 for A_y less than equals 0, C less than equals 0, B less than equals multiplicand, Q less than equals multiplier, P less than equals n; state S add; signal for P less than equals P minus 1 for decrement counter; decision Q of 0; direct signal and signal 1 for C A_y less than equals $A_y + B$ for adding multiplicand to shifted sum; state S shift; signal for C A_y Q less than equals C A_y Q greater than greater than 1, where the 17-bit register shifts to the right by one bit; decision 0; return to S add; signal 1 to S idle. Part b. The process is as follows: input reset b; state S idle ready; decision start; return to S idle ready; or signal 1 to load regs for A_y less than equals 0, C less than equals 0, B less than equals multiplicand, Q less than equals multiplier, P less than equals n; state S add decrement P for P less than equals P minus 1; decision Q of 0; direct signal and signal 1 for C A_y less than equals $A_y + B$ via add regs; state S shift, shift regs for C A_y Q less than equals C A_y Q greater than greater than 1; decision 0; return to S add; or signal 1 to S idle.

Part a: state diagram. The paths and their values are as follows: S idle to S idle, start = 0; S idle to S add, start = 1; S add to S shift; S shift to S idle, zero = 1; S shift to S add, zero = 0. Part b. For each state transition, the table provides the relevant register operations. S idle: initial state. S idle to S add: $A_y \text{ less than equals } 0$, $C \text{ less than equals } 0$, $P \text{ less than } = d \text{ p width}$, $A_y \text{ less than equals multiplicand}$, $Q \text{ less than equals multiplier}$. S add to S shift: $P \text{ less than equals } P \text{ minus } 1$; if $Q \text{ of } 0$ then $A_y \text{ less than equals } A_y + B$, $C \text{ less than equals } C \text{ out}$. S shift: shift right $C \text{ Ay } Q$, $C \text{ less than equals } 0$.

Part a: The system consists of next state logic, 2 D flip flops, and a 2 by 4 decoder. The next state logic receives start, Q of 0, and zero. The logic sends input to the D terminals of the flip flops, which also receive clock and reset signals. The first flip flop sends G sub 0 to 0 on the decoder, and the second flip flop sends G sub 1 to 1 on the decoder. The decoder has the following output terminals: T sub 0 for S idle, t sub 1 for S add, T sub 2 for S shift, and T sub 3. T sub 0 leads to a ready output. T sub 0 and start produces load regs. T sub 1 leads to decrement P, and T sub 1 and Q of 0 produces add regs. t sub 2 leads to shift regs. Part b: The structure has the same basic architecture as the first system, with the following exceptions. The input to the D terminal of the first flip flop is incomplete. The input consists T sub 0 and start, or 0 complemented and T sub 2.

The system has three D flip flops for S idle, S add, and S shift, with clock and reset inputs. The flip flop for S idle receives the following input: start complemented and G sub 0, or Q of 0 and G sub 2. The flip flop produces G sub 0, which leads to a ready output, and G sub 0 and start produce load regs. The flip flop for S add receives the following input: start and G sub 0, or zero complemented and G sub 2. The flip flop produces G sub 1, leading to decrement P, and G sub 1 and Q of 0 produces add regs. the flip flop for S shift receives G sub 1 and produces G sub 2, leading to shift regs.

The first part of the process is as follows: state S 0, 0 0; decision w; return 0 to S 0; or signal 1 to S 1, 0 1; decision x; signal 1 to S 2, 1 0; signal 0 to S 3, 1 1. The process from S 2 is as follows: S 2; decision y; return 0 to S 0; or signal 1 to decision z; return 0 to S 2; or signal 1 to S 3. The process for S 3 is as follows: S 3; decision y; signal 1 to S 2; signal 0 to decision z; return 1 to S 1; return 0 to S 3.

The architecture includes next state logic, a state register, and a state decoder. The next state logic includes MUX 1 and MUX 2. MUX 1 receives the following inputs: 0 at 0, 1 at 1, y at 2, y or z prime at 3, s sub 1 at s sub 1. MUX 2 receives the following inputs: w at 0, x prime at 1, y and z at 2, and y prime at 3. MUX 1 sends a signal from s sub 0 to s sub 0 on MUX 2, and each MUX signals the D terminal of a D flip flop with a common clock signal. s sub 1 and G sub 1, and s sub 0 and G sub 0 input to the 2 by 4 decoder, which produces d sub 0, d sub 1, d sub 2, and d sub 3.

Part a: The controller receives initial input start, reset b, and clock. The controller sends the following signals to the data path: load regs, shift left, and increment R 2. The data path also receives the clock signal and data. The data path includes shift register R 1 and counter R 2. R 1 receives 0, and R 1 and shift left yield E. The data path returns status signals E and zero to the controller, and it produces a count. Part b: A state machine diagram. The process is as follows: input reset b; state S idle ready; decision start; return to S idle; signal 1 for R 1 less than equals data and R 2 less than equals all ones; state S 1; signal for R 2 less than equals R 2 + 1; decision zero; return 1 to S idle; state S 2; signal for E and R 1 less than equals E and R 1 less than 1; state S 3; decision E; return to S 2; return 1 to S 1. Part c: A state machine diagram. The process is as follows: input reset b; state S idle ready; decision start; return to S idle; signal 1; load regs; signal for R 1 less than equals data and R 2 less than equals all ones; state S 1; increment R 2; signal for R 2 less than equals R 2 + 1; decision zero; return 1 to S idle; state S 2; shift left; signal for E and R 1 less than equals E and R 1 less than 1; state S 3; decision E; return to S 2; return 1 to S 1.

The system includes two multiplexers, M u x 1 and M u x 2. Each M u x has terminals 0, 1, 2, 3, s sub 0, and sub 1. M u x 1 receives the following signals at 0 to 3: 0, 0 prime, 1, and E prime. M u x 2 receives the following signals at terminals 0 to 3: start, 0, 1, and E. The multiplexers communicate via their s sub 0 terminals and their s sub 1 terminals. Each M u x signals the D terminal of a D flip flop, which also receives clock and reset b signals, with M u x1 producing G sub 1, and M u x 2 producing G sub 0. the system also includes a 2 by 4 decoder. The decoder receives inputs s sub 1 and G sub 1, and inputs s sub 0 and G sub 0. The decoder has output terminals 0 to 3. The decoder produces the following outputs at terminals 0 to 2: ready, increment R 2, shift left. Start and ready produce load regs.

On the clock graph, the positive edge at $t = 30$ indicates that the machine begins counting. At $t = 5$, the positive edge of the reset b graph indicates reset b asserted low, but start unknown. In the data 7 : 0 output, the $f f$ segment from $t = 30$ to 51 represents R 1 loaded with data. In the count 3 : 0 output, the segment from $t = 30$ to 39 represents R 2 filled with ones. All values estimated.

At $t = 258$, the positive edge of the zero graph indicates that R_1 is empty of ones. At $t = 282$, the transition from 1 to 0 indicates that the machine returns to S idle. At $t = 282$, the positive edge of the ready graph indicates that computations are done. In the $R_2, 3 : 0$, output, the final segment 8, from $t = 282$ onward, indicates at R_2 holds number of ones.

The diagram is for states 0 0, 0 1, 1 0, and 1 1. The paths and their values are as follows: 0 0 to 0 1, $x = 1$; 0 1 to 1 0, $y = 0$; 1 0 to 1 0, $x = 1$ and $y = 0$; 1 0 to 0 0, $x = 0$; 1 0 to 1 1, $x = 1$ and $y = 1$; 1 1 to 1 0, $x = 0$ and $y = 0$; 0 1 to 1 1, $y = 1$; 1 1 to 1 1, $x = 0$ and $y = 1$; 1 1 to 0 0, $x = 1$.

The first sequence of the process is as follows: reset; state S idle ready; decision start; return to S idle; or signal 1; load regs for Ay less than equals 0, C less than equals 0, B less than equals multiplicand, Q less than equals multiplier, P less than equals m size; state S loaded, decrement P for P less than equals P minus 1, decrement counter; decision Q of 0. The process then branches along two paths. The first path flows through shift regs. The second path is as follows: signal for C and Ay less than equals Ay + B for add multiplicand to shifted sum; add regs; state S sum; shift regs; signal for C, Ay, and Q less than C, Ay, and Q greater than greater than 1, with a 17-bit register shifting to the right by 1 bit. Both paths end at state S shifted, leading to decision zero. Decision zero returns to S loaded, or it returns 1 to S idle.

The first sequence of the process is as follows: reset; state S idle ready; decision start; return to S idle; or signal 1; load regs for Ay less than equals 0, C less than equals 0, B less than equals multiplicand, Q less than equals multiplier, and P less than equals m size; state S load for load regs; state S decrement, for decrement P with the decrement counter for P less than equals P minus 1; decision Q of 0. The process then branches. The first path proceeds directly to state S shift for shift regs, with C, Ay, and Q less than equals C, Ay, and Q greater than greater than 1, and a 17-bit register shifting to the right by 1 bit. The final sequence of the process is as follows: S shift, decision 0; return 1 to S idle; or return to S load.

The process flows from state S 0, 0 0 0, to decision x, which produces exit paths 0 and 1. Exit path 1 proceeds through state S 1, 0 0 1, to state S 2, 0 1 0. Exit path 0 proceeds to decision y, with 0 returned to S 0, and 1 carried forward to S 2. State S 2 flows to decision F. Exit path 1 from F flows through a command and state S 3, 0 1 1, before returning to S 0. Exit path 0 flows from F to S 4, 1 0 0, which then leads to decision E. Exit path 1 from E flows through a command and S 5, 1 0 1, before returning to S 0. Exit path 0 from E flows through S 6, 1 1 0, and S 7, 1 1 1, before returning to S 0.

Part a: block diagram. The counter receives initial input start, reset b, and clock. The controller sends the add shift signal to the data path. The data path receives data, combines entries from R 1 and R 2, and produces a count. The data path returns status signals R 1 of 0 and 0 to the controller.

Part b: A S M D chart. The process is as follows: reset b; S idle ready; decision start; return to S idle; signal 1 for R 1 less than equals data and R 2 less than equals 0; state S running; decision zero; return 1 to S idle; or return to S running for R 2 less than equals R 2 + R 1 of 0 and R 1 less than equals R 1 greater than greater than 1.

Part ay: P 1, 7 : 0, receives 8-bit data. P 1 forms the first segment of R 0, 15 : 0, and it sends 8 bits to P 0, 7 : 0, which becomes the second segment of R 0. part b: Ay S M D chart. The process is as follows: state S idle; decision r s t; return 1 to S idle; or decision E n; return to S idle; or signal 1 for P 1 less than equals data and P 0 less than equals P 1; state S 1; signal for P 1 less than equals data and P 0 less than equals P 1; state S full; decision L d; state S wait; decision L d with return to S wait; signal 1 for R 0 less than equals P 1 and P 0; decision E n; return 1 to S 1 for P 1 less than data and P 0 less than equals P 1; or return to S idle for P 1 and P 0 less than equals 0 and 0.

For each package, pins 1 to 7 form a row along the bottom of the package from left to right, with 7 for G N D. Pins 8 to 14 form a row along the top of the package from right to left, with 14 for v sub C C. Each package includes digital gates wires to different pin locations. For the first two packages, the following list provides the number and type of the gates, followed by the pin locations of the inputs and outputs for each gate.

Package: 2 input n and, 7 4 0 0, with 4 n and gates. Gate 1: input 12, output, 3. Gate 2: input 4, 5; output 6. Gate 3: input 9, 10; output 8. Gate 4: input 12,13; output 11. Package: 2 input n or, 7 4 0 2. Gate 1: input 2, 3, output 1. Gate 2: input 5, 6, output 4. Gate 3: input 8, 9, output 10. Gate 4: input 11, 12, output 13. The remaining packages are as follows: inverters, 7 4 0 4; 2 input and, 7 4 0 8; 3 input n and, 7 4 1 0; 4 input n and, 7 4 2 0; 2 input or, 7 4 3 2; 2 input x or, 7 4 8 6.

Part a: internal circuit diagram. The system includes 4 J K flip flops. R 1 at pin 2 and R 2 at pin 3 pass through an n and gate, providing clear inputs to all flip flops. Input Ay from pin 14 enters the C terminal of the first flip flop, and input B from pin 1 enters the C terminal of the second flip flop. The first flip flop sends output Q Ay from the Q terminal at pin 12. The second flip flop sends Q B from the Q terminal at pin 9 to the C terminal of the second flip flop. The third flip flop sends Q C from the Q terminal at pin 8 to the C terminal of the fourth flip flop, and the fourth flip flop produces Q D at pin 11. Part b: physical layout, with N C for no connection. The pin assignments are as follows: 1, B; 2, R 1; 3, R 2; 4, N C; 5, v sub c c; 6, N C; 7, N C; 8, Q C; 9, Q B; 10, G N D; 11, Q D; 12, Q Ay; 13, N C; 14, Ay. Part c: schematic diagram. Package 7 4 9 3 has the following terminals listed with pin locations: Ay, 14; B, 1; R 1, 2; R 2, 3; Q Ay, 12; Q B, 9; Q C, 8; Q D, 11; G N D, 10.

Package 7493 is used for a binary counter. R 1, R 2, and G N D are wired to a common ground. A_y is wired to a push button pulse or clock, and Q A_y to Q D are wired to separate indicator lamps. The lamp for Q A_y is also wired to B.

In the schematic diagram, the counter from figure 9.3 receives input pulses at A_y , and it sends outputs from $Q A_y$ and $Q B$ to an n and gate, which produces F . The waveforms for $Q A_y$, $Q B$, and F represent the following binary sequences: $Q A_y$, 0 1 0 1; $Q B$, 0 0 1 1; F , 1 1 1 0.

The circuit has the following structure with 3 levels. For each level, the following list provides the inputs at each gate. Level 1. First n and gate: x and x. Second n and gate: y and y. Third n and gate: z and z. Level 2. First n and gate: x, signal from second level 1 n and gate, signal from third level 1 n and gate. Second n and gate: signal from first level 1 n and gate, y, z. Third n and gate: x, z. Level 3. N and gate: signals from all level 2 n and gates. The level 3 n and gate produces F.

The package has the following terminals listed with pin location: C 1, 1; C 2, 15; B, 3; Ay, 13; G 1, 2; G 2, 14; 1 Y 3, 4; 1 Y 2, 5; 1 Y 1, 6; 1 Y 0, 7; 2 Y 3, 12; 2 Y 2, 11; 2 Y 1, 10; 2 Y 0, 9; G N D, 8; v sub C C, 16. The truth table has columns for the following values from left to right: inputs G, C, B, and Ay; and outputs 2 Y 0, 2 Y 1, 2 Y 2, 2 Y 3, 1 Y 0, 1 Y 1, 1 Y 2, and 1 Y 3. The row entries are as follows. Row 1: 1 x x x, 1 1 1 1 1 1 1 1. Row 2: 0 0 0 0, 0 1 1 1 1 1 1 1. Row 3: 0 0 0 1, 1 0 1 1 1 1 1 1. Row 4: 0 0 1 0, 1 1 0 1 1 1 1 1. Row 5: 0 0 1 1, 1 1 1 0 1 1 1 1. Row 6: 0 1 0 0, 1 1 1 1 0 1 1 1. Row 7: 0 1 0 1, 1 1 1 1 1 0 1 1. Row 8: 0 1 1 0, 1 1 1 1 1 1 0 1. Row 9: 0 1 1 1, 1 1 1 1 1 1 1 0.

Package 7 4 4 7 receives the following inputs: Ay at 7, B at 1, C and 2, and D at 6. v sub C C at 16 is wired to v sub C C = 5 volts, and G N D is at 8. Terminals ay to g of 7 4 4 7 are wired to corresponding terminals ay to g of 7 7 3 0. In 7 4 4 7, terminals ay to g are at the following pin locations: 13, 12, 11, 10, 9, 15, and 14. In 7 7 3 0, terminals ay to g are at the following pin locations: 1, 13, 10, 8, 7, 2, and 11. C Ay on 7 7 3 0 is wired to v sub C C = 5 volts via a 47-ohms resistor.

Package 7 4 1 5 1 receives the strobe at 7. It receives data inputs D 0 to D 7 at the following pin locations: 4, 3, 2, 1, 15, 14, 13, and 12. It receives select inputs A_y, B, and C at 11, 10, and 9, and it sends outputs Y and W = Y prime from pin locations 5 and 6. The function table has columns for the following values from left to right: strobe S; select inputs A_y, B, and C; and output Y. The row entries are as follows. Row 1: 1, x x x, 0. row 2: 0, 0 0 0, D 0. Row 3: 0, 0 0 1, D 1. Row 4: 0, 0 1 0, D 2. Row 5: 0, 0 1 1, D 3. Row 6: 0, 1 0 0, D 4. Row 7: 0, 1 0 1, D 5. Row 8: 0, 1 1 0, D 6. Row 9: 0, 1 1 1, D 7.

The package receives the following signals or data input Ay: Ay 1 at 10, Ay 2 at 8, Ay 3 at 3, and Ay 4 at 1. Data input B and mode select M, for M = 0 for add and M = 1 for subtraction, pass through 4 x or gates, yielding B 1 at 11, B 2 at 7 B 3 at 4, and B 4 at 16. In addition, the package receives M at C 0 on pin 13, with v sub C C wired to pin 5 and G N D wired to pin 12. The output carry signal C 4 is at 14, and the signals for the data output are as follows: S 1 at 9, S 2 at 6, S 3 at 2, and S 4 at 15.

The system includes two master slave J K flip flops, with \bar{V} sub CC at pin 5 and G N D at pin 13. The pin locations for the first flip flop are as follows: J, 4; K, 16; P R, 2; C L R, 3; Q, 15; Q prime, 14. The pin locations for the second flip flop are as follows: J, 9; K, 12; P R, 7; C L R, 8; Q, 11; Q prime, 10. The function table has columns for the following values from left to right. Inputs: preset, clear, clock, J, K. Outputs: Q, Q prime. The row entries are as follows. Row 1: 0 1 x x x, 1 0. Row 2: 1 0 x x x, 0 1. Row 3: 0 0 x x x, 1 1. Row 4: 1 1 positive 0 0, no change. Row 5: 1 1 positive 0 1, 0 1. Row 6: 1 1 positive 1 0, 1 0. Row 7: 1 1 positive 1 1, toggle.

The system includes two D flip flops, with v sub C C at pin 14 and G N D at pin 7. The pin locations for the first flip flop are as follows: D, 2; C K, 3; P R, 4; C L R, 1; Q, 5; Q prime, 6. The pin locations for the second flip flop are as follows: D, 12; C K, 11; P R, 10; C L R, 13; Q, 9; Q prime, 8. The function table has columns for the following values from left to right. Inputs: preset, clear, clock, D. Outputs: Q, Q prime. The row entries are as follows. Row 1: 0 1 x x, 1 0. Row 2: 1 0 x x, 0 1. Row 3: 0 0 x x, 1 1. Row 4: 1 1 increase 0, 0 1. Row 5: 1 1 increase 1, 1 0. Row 6: 1 1 0 x, no change.

The package receives the following data inputs, listed by pin location: Ay, 3; B, 4; C, 5; D, 6; L, 9. The count goes to P at 7 and T at 10. The clock and clear signals are input at 2 and 1, and v sub C C and G N D enter at 16 and 8 respectively. The package produces the carry out signal at C out, pin 15, and it also produces the following data outputs: Q Ay, 14; Q B 13; Q C, 12; Q D, 11. The function table has columns for the following values from left to right: clear, clock, load, count, function. The row entries are as follows. Row 1: 0 x x x, clear outputs to 0. Row 2: 1 increase 0 x, load input data. Row 3: 1 increase 1 1, count to next binary value. Row 4: 1 increase 1 0, no change in output.

The package is wired to v_{CC} at 16 and GND at 8. The package receives the following inputs: clear, \overline{CLR} , 1; clock, CK, 10; shift slash load, $\overline{SH/LD}$, 9; serial input, J, 2; serial input, \overline{K} , 3; and data inputs A_4 , 4; B_5 , 5; C_6 , 6; D_7 , 7. The package produces the following data outputs: Q_{A_4} , 15; Q_{B_5} , 14; Q_{C_6} , 13; Q_{D_7} , 12. The package also produces $\overline{Q_{D_7}}$ at 11 as the complement of Q_{D_7} . The function table has columns for the following values from left to right: clear, shift slash load, clock, J, \overline{K} , serial input, function. Row 1: 0 x x x x x, asynchronous clear. Row 2: 1 x 0 x x x, no change in output. Row 3: 1 0 increase x x x, load input data. Row 4: 1 1 increase 0 0 0, shift from Q_{A_4} toward Q_{D_7} with $Q_{A_4} = 0$. Row 5: 1 1 increase 1 1 1, shift from Q_{A_4} toward Q_{D_7} with $Q_{A_4} = 1$.

The connections for the package are as follows, with V_{CC} at 16 and GND at 8. Data inputs A_y : $A_y 1, 2$; $A_y 2, 5$; $A_y 3, 11$; $A_y 4, 14$. Data inputs B : $B 1, 3$; $B 2, 6$; $B 3, 10$; $B 4, 13$. Select: $S E L, 1$. Strobe: $S T B, 15$. Data outputs: $Y 1, 4$; $Y 2, 7$; $Y 3, 9$; $Y 4, 12$. The function table has columns for the following values from left to right: strobe, select, data outputs Y . The row entries are as follows. Row 1: 1 x, all zeroes. Row 2: 0 0, select data inputs A_y . Row 3: 0 1, select data inputs B .

The package has the following connections, V_{CC} at 16 and GND at 8. Data inputs: $D_1, 4; D_2, 6; D_3, 10; D_4, 12$. Address inputs: $A_0, 1; A_1, 15; A_2, 14; A_3, 13$. Chip select: $CS, 2$. Write enable: $WE, 3$. Data outputs: $S_1, 5; S_2, 7; S_3, 9; S_4, 11$. The function table has columns for the following values from left to right: CS, WE , operation, and data outputs. Row 1: 0 0, write, high impedance. Row 2: 0 1, read, complement of selected word. Row 3: 1 x, disable, high impedance.

The package has the following connections with v sub C C at 16 and G N D at 8. Parallel data inputs: A_y, 3; B, 4; C, 5; D, 6. Mode control inputs: S₁, 10; S₀, 9. Clock: C K, 11. Clear: C L R, 1. Serial input for shift left: S I L, 7. Data outputs: Q A_y, 15; Q B, 14; Q C, 13; Q D, 12. The function table has columns for the following values from left to right: clear, clock, mode S₁, mode S₀, function. Row 1: 0 x x x, clear outputs to 0. Row 2: 1 increase 0 0, no change in output. Row 3: 1 increase 0 1, shift right in the direction from Q A_y to Q D. S I R to Q A_y. Row 4: 1 increase 1 0, shift left in the direction from Q D to Q A_y. S I L to Q D. Row 5: 1 increase 1 1, parallel load input data.

The system includes two 74194 packages and two D flip flops. Each package has the following terminals: S I R, S I L, C L R, C K, Ay, B, C, D, S 1, S 0, Q Ay, Q B, Q C, and Q D. For each package, terminals Q Ay to Q D are wired to separate indicator lamps. Both packages receive common clock and reset signals, and the packages are linked as follows: Q D of first package and S I R of second package, S I L of first package and Q Ay of second package. The terminals of the first D flip flop are connected as follows: D receives signals from S I R, Ay, B, C, and D of the first package, via ground. P R receives Q Ay complemented. C l R receives reset and Q D complemented from the second package. C K receives a pulser signal. Q prime outputs to S 1 of each package. The terminals of the second D flip flops are connected as follows: D receives Q D from the second package. P R receives the complements of S I L, Ay, B, and C via a ground. C L R receives rest and Q Ay complemented. Q prime outputs to S 0 of each package. The grounded reset switch is connected to the C L R of each package, and too an and gate, which also receives Q C complemented. The and gate signals the first of two n and gates, which also receives the output of the second n and gate. The inputs of the second n and gate are connected to the output of the first n and gate and to a grounded start switch. The second n and gate outputs to the D terminal of the second package.

The system includes two compare gates and an R S flip flop, and it is wired to a grounded loop with a 5-volt source. Clockwise from the ground, the loop contains the following components: G N D at 1, node to output of transistor, resistor, node to terminal of first compare gate, resistor, node to complemented terminal of second compare gate, resistor, v_{CC} at pin 8, node to 5-volt source, node to reset at pin 4, resistor R_{Ay} , discharge at pin 7 connected to the transistor, resistor R_{B} , node to G N D at 1, capacitor C. The trigger at pin 2 feeds the complemented terminal of the first compare gate, which feeds the S terminal. the threshold at pin 6 feeds the non-complemented terminal of the second compare gate, which feeds the R terminal. The complemented terminal of the second compare gate is wired to a grounded capacitor at 0.01 microfarads via pin 5. The reset at 4 is linked to the flip flop. Q generates output, and Q prime feeds to the transistor.

The M U X 7 4 1 5 7 receives signals from the select switch and 4 additional switches. The M U X signals the RAM 7 4 1 8 9, which also receives input from address counter 7 4 9 3 fed by a count pulser. The RAM signals inverters 7 4 0 4, and the inverters signal a 4-bit adder 7 4 8 3. The adder in turn sends output carry to carry 7 4 7 6., and the register 7 4 1 9 4 receives input from the carry, as well as the sum from the 4-bit adder. The register then returns feedback to the adder and M U X.

The process is as follows: input reset; state S idle ready; decision start; return to S idle; or signal 1; load regs for Ay less than equals 0, C less than equals 0, B less than equals multiplicand, Q less than equals multiplier, and P less than equals 0; state S add for increment P; signal for P less than equals P + 1; decision Q of 0. The process then branches. The first exit path goes directly to S shift, shift regs. The second path for 1 at C and Ay less than equals Ay + B passes through add regs to S shift. The process then concludes as follows: S shift; signal for C, Ay, and Q less than equals C, Ay, and Q greater than greater than 1; decision done; return 1 to S idle; or return to S add.

Part b: data path block diagram. The system includes the following components: counter P, 7 4 1 6 1; register Q, 7 4 1 9 4; parallel adder, 7 4 8 3; register Ay, 7 4 1 9 4; C, 7 4 7 4. The parallel adder receives input from 4 switches for multiplicand B, as well as signals from register Ay. The adder signals register Ay, and it sends C out to C, which in turn signals Ay. Register Q receives input from Ay, as well as 4 switch signals from multiplier Q, and register Q produces Q sub 0. At the same time, counter P produces output with done = 1 on count of 4.

Part c: control state diagram for states S idle, S add, and S shift. The paths and their values are as follows: S idle to S idle, start = 0; S idle to S add, start = 1; S add to S shift, blank; S shift to S add, done = 0; S shift to S idle, done = 1.

Part d: register operations. For each state transition, the table provides the register operations and control signal.

Transition: S idle. Operation: initial state reached by reset action. Signal: none.

Transition: S idle to S add. Operation: A less than equals 0, C less than equals 0, P less than equals 0, B less than equals multiplicand, Q less than equals multiplier. Signal: load regs.

Transition: S add to S shift. Operation: P less than equals P + 1. Signal: increment P.

Transition: S add to S shift. Operation: if Q of 0 then Ay less than equals Ay + B, C less than equals C out. Signal: add regs.

Transition: S shift. Operation: shift right, C, Ay, and, with C less than equals 0. Signal: shift regs.

Each symbol is a vertical rectangle. Each rectangle has an interior label centered at its top end, with input and output lines connected to the left and right sides of the rectangle, respectively. The following list provides the label and input output lines for the symbol, according to operation. And: label ampersand, 2 inputs and 1 output. Or: label greater than or equal to 1, 2 inputs and 1 output. Buffer: label 1, 1 input. X or: label equals 1, 2 inputs, 1 output. N and: label ampersand, 2 inputs and 1 output from a bubble. N or: label greater than or equal to 1, 2 inputs and 1 output from bubble. Inverter: label 1, 1 input and 1 output from bubble. X n or: label equals 1, 2 inputs and 1 output from bubble.

The rectangular symbol is labeled sigma, with 9 inputs and 5 outputs. The top 4 inputs are P 0 to P 3. The bottom 4 inputs are Q 0 to Q 3. Terminals P 0 to P 3 receive the following inputs listed with pin location: Ay 1, 10; Ay 2, 8; Ay 3, 3; Ay 4, 1. Terminals Q 0 to Q 3 receive the following inputs listed by pin location: B 1, 11; B 2, 7; B 3, 4; B 4, 16. C I receives C I at 13. The 4 output terminals are labeled sigma 0 to 3 from top to bottom, and they produce the following outputs, listed by pin location: S 1, 9; S 2, 6; S 3, 2; S 4, 15. C O outputs to C O at 14.

The rectangular symbol is labeled X slash Y, with 4 inputs and 4 outputs. The top two inputs 1 and 2 receive Ay at 13 and B at 3. The bottom two inputs are on an and gate represented by a smaller rectangle labeled ampersand, collectively forming E N. The first of the inputs E 1 enters the and gate at 2, with a triangle on the input line. The second of the inputs E 2 enters the and gate at 1. The outputs are labeled 0 to 3 from top to bottom, with a triangle on each output line. Output terminals 0 to 3 correspond to the following outputs listed by pin location: D 0, 7; D 1, 6; D 2, 5; D 3, 4.

For each diagram element, the table provides the symbol and description. Each symbol is a half rectangle opening away from a perpendicular connecting line. For each symbol, the following list provides the added identifier and description. Identifier: right triangle on connecting line. Description: active low input or output. Identifier: bubble at junction of connecting line and half rectangle. Description: logic negative input or output. Identifier: triangle inside the half rectangle, pointing away from the junction. Description: dynamic indicator input. Identifier: inverted triangle inside half rectangle. Description: three-state output. Identifier: diamond on a horizontal bar inside the half rectangle. Description: open-collector output. Indicator: triangle inside half rectangle, pointing toward junction. Description: output with special amplification. Indicator: E N inside half rectangle. Description: enable point. Indicator: D inside half rectangle. Description: data input to a storage element. Indicator: J, K, R, S, or T inside half rectangle. Description: flip flop elements. Indicator: arrow inside half rectangle, pointing away from junction. Description: shift right. Indicator: arrow inside half rectangle, pointing toward junction. Description: shift left. Indicator: plus sign inside half rectangle. Description: count up. Indicator: minus sign inside half rectangle. Description: countdown. Indicator: C T = 15 inside half rectangle. Description: contents of register equals binary 15.

Part a: block with G 1 and G 2. The block has 5 input terminals on the left side. The following list provides the name of each terminal, followed by its input, from top to bottom: G 1, X; G 2, Y; 1, Ay; 1, B; 2, C. part b: equivalent interpretation. the block contains three and gates, represented by rectangles with ampersand labels. From top to bottom, the and gates receive the following paired inputs: X and Ay, X and B, Y and C.

The rectangle is labeled X slash Y, with 6 inputs and 8 outputs. For each input terminal, the following list provides the input and pin location: 1, Ay at 13; 2, B at 3; 4, C at 1 and 15; E N, G at 2 and 14 active low. For outputs 0 to 7, the following list provides the output and pin location D 0, 9; D 1, 10; D 2, 11; D 3, 12; D 4, 7; D 5, 6; D 6, 5; D 7, 4.

Part ay: I C type 7 4 1 5 1 8 by 1 M U X. For each input terminal, the following list provides the input and pin location: E N, S, 7; G 0 over 7 0, Ay, 11; G 0 over 7 1, B, 10; G 0 over 7 2, C, 9; 0, D 0, 4; 1, D 1, 3; 2, D 2, 2; 3, D 3, 1; 4, D 4, 15; 5, D 5, 14; 6, D 6, 13; 7, D 7, 12. The M U X outputs Y at 5, and W in active low state at 6. part b: I C type 7 4 1 5 7 quadruple 2 by 1 M U X. The system is divided into two parts. The E N terminal of the top part receives strobe at 15, and the G 1 terminal of the top part receives select at 1. The bottom part is the M U X, which is divided into four segments from top to bottom. The following list provides the inputs and output for each segment from top to bottom. First segment: inputs Ay 1 at 2 and B 1 at 3, output Y 1 at 4. Second segment: inputs Ay 2 at 5 and B 2 at 6, output Y 2 at 7. Third segment: inputs Ay 3 at 11 and B 3 at 10, output Y 3 at 9. Fourth segment: inputs Ay 4 at 14 and B 4 at 13, output Y 4 at 12.

The symbols use the standard rectangular format. Each symbol has two outputs with a bubble on the bottom input. D latch: inputs 1 D and C 1. Positive-edge-triggered D flip flop: inputs 1 D and C 1 with a triangle at the terminal. Positive-edge-triggered J K flip flop: inputs 1 J, C 1 with a triangle, and 1 K. Negative-edge-triggered J K flip flop: inputs 1 J, C 1 with triangle and bubble, 1 K. master slave J K flip flop: inputs 1 J, C 1, and 1 K; outputs with an inverted L at each terminal. Master slave D flip flop: inputs 1 D and C 1; outputs with an inverted L at each terminal.

Part ay: One-half 7 4 7 6 J K flip flop. Inputs with pin locations: S with bubble, 2; 1 J, 4; C 1, 1; 1 K, 16; R with bubble, 3. Outputs with inverted L symbols at 15 and 14. part b: one-half 7 4 7 4 D flip flop. Inputs: S with bubble, 4; C1 with triangle, 3; 1 D, 2; R with bubble, 1; Outputs at 5 and 6.

Top part. R receives the clear signal at 1, active low. C 1 receives the clock signal at 9. Bottom part. First segment: input 1 D, 4; outputs Q, 2; Q prime, 3 active low. Second segment: input at 5; outputs at 7 and 6, with output at 6 active low. Third segment: input at 12; outputs at 10 and 11, with output at 11 active low. Fourth segment: input at 13; outputs at 15 and 14, with output at 14 active low.

Top part, S R G 4. Inputs, listed as terminal, signal, pin: R, clear, 1 active low; M 1 shift, S H slash L D, 9; M 2 load, S H slash L D, 9 active low; C 3 slash 1 with triangle and right arrow, clock, 10. Bottom part. First segment. Inputs: 1 3 J, J, 2; 1 3 K, K, 3 active low; 2 3 D, Ay, 4. Output: Q Ay, 15. Second segment: input 2 3 D, B, 5; output Q B, 14. Third segment: input C, 6; output, Q C, 13. Fourth segment: input D, 7; outputs Q D, 12; Q D bar, 11 active low.

Top part, S R G 4. Inputs, listed by terminal, signal, and pin: R, clear, 1 active low; M 0 over 3 0, S sub 0, 9; M 0 over 3 1, S sub 1, 10; C 4 slash 1 with triangle and left and right arrows to slash 2, clock, 11. Bottom part. First segment: inputs 1 4 D, serial input, 2; 3 4D, Ay, 3; output Q Ay, 15. Second segment: input 3 4 D, B, 4; output Q B, 14. Third segment: 3 4 D, C, 5; output Q C, 13. Fourth segment: inputs 3 4 D, D, 6; serial input, 2 4 D, serial input, 7; output Q D, 12.

Top part, R C T R. Inputs R 1 at 2 and R 2 at 3 for and gate with C T = 0. The bottom part has top and bottom segments. Top segment, D I V 2: input triangle plus, Ay, 14 active low; output Q Ay, 12. Bottom segment, D I V 8: input triangle plus, B, 1; outputs C T 0, Q B, 9; C T 1, Q C, 8; C T 2, Q D, 11.

Top part, C T r, D I V 16. Inputs, listed by terminal, signal, and pin: C T = 0, clear, 1 active low; M 1, load, 9 active low; M 2, load, 9; g 3, E N T, 10; G 4, E N P, 7; C 5 slash 2 3 4 plus, clock, 2 active low. Output: 3 C T = 15, output carry, 15. The bottom part has four segments. First segment, 1: input 1 5 D, Ay, 3; output inverted L, QQ Ay, 14. Second segment, 2: input B, 4; output Q B, 13. Third segment, 4: input C, 5; output Q C, 12. Fourth segment, 8: input D, 6; output Q D, 11.

Top part, RAM 16 by 4. Inputs, listed by terminal, signal, and pin: Ay 0 over 15 0, Ay 0, 1; Ay 0 over 15 1, Ay 1, 15; Ay 0 over 15 2, Ay 2, 14; Ay 0 over 15 3, Ay 3, 13; G 1, C S, 2 active low; 1 E N read, W E, 3; 1 C 2 write, W E, 3. The bottom part has four segments, with all segment outputs at active low. First segment: input Ay 2 D, D 1, 4; output S 1, 5. Second segment: input D 2, 6; output S 2, 7. Third segment: input D 3, 10; output S 3, 9. Fourth segment: input D 4, 12; output S 4, 11.

Part a: p channel. The structure has three terminals along its top face. On the left and right, the drain and source contacts are joined to separate p regions set into the n type substrate. In the middle, the gate contact is joined to the segment of the substrate between the p regions. The drain and gate are negatively charged, and the n region at the gate is positively charged. Part b: n channel. In this M O S structure, the drain and source contacts are joined to separate n regions set into a p type substrate, and the middle gate contact is joined to the segment of the substrate between the n regions. The drain and gate contact are positively charged, and the p region at the gate is negatively charged.

Part ay: p channel. Two symbols represent the p-channel M O S. First symbol: A horizontal line segment extends rightward from the word, gate, to the midpoint of a vertical line segment. The vertical line segment is centered to the left of a column of 3 shorter vertical segments separated by gaps. L shapes connect the midpoints of the top and bottom segments to the other terminals. The top L extends rightward and then upward to the word drain. The bottom L extends rightward and then downward to the word source. An arrow extends rightward from the middle segment to the word substrate, and a line segment descends downward from the head of the arrow to the source. Second symbol: This symbol is the first symbol with the following alterations. The labels are changed as follows: gate = G, drain = D and source = S. The three right segments are joined. The arrow and segment connected to the substrate are removed, and an arrow points from S along the attached L toward G. Part b: n channel. First symbol: This symbol is the same as the first symbol for the p channel M O S, with the arrow pointing away from the substrate. Second symbol: This symbol is the same as the second symbol for the p channel M O S, with the arrow pointing toward S.

Each diagram employs symbols for n channel transistors. Part a: inverter. The configuration has 2 transistors. For each transistor, the following list provides the terminal connects. First transistor, Q 1: G, V_{DD} ; D, V_{DD} ; S, $Y = A'$. Second transistor, Q 2: G, A; D, $Y = A'$; S, ground. Part b: n and gate. The configuration has 3 transistors. For each transistor, the following list provides the terminal connections. First transistor: G, V_{DD} ; D, V_{DD} ; S, $Y = AB$. Second transistor: G, A; D, $Y = AB$; S, D of third transistor. Third transistor: G, B; D, S from second transistor; D, ground. Part c: n or gate. The first transistor has V_{DD} at D and G, and its S terminal lies on a line between the D terminals of the remaining 2 transistors. The S terminals of the second and third transistors are also connected, and they have gate connections A and B, respectively.

Part a: inverter. The configuration includes a p channel transistor and an n channel transistor, with the following connections. P channel transistor: G, A_y; D, V_{sub} D D; S, Y = A_y prime; N channel transistor: G, A_y; D, Y = A_y prime; S, ground. Part b: n and gate. The configuration includes two p channel transistors and two n channel transistors, with the following connections. First p channel: G, B; D, V_{sub} D D, S, Y = A_y B, prime. Second p channel: G, B; D, V_{sub} D D; S, Y = A_y B, prime. First n channel: G, A_y; D, Y = A_y B, prime; S, D of second n channel. Second n channel: G, B; D, S of first n channel; S, ground. Part c: n or gate. The configuration includes two p channel transistors and two n channel transistors. First p channel: G, A_y; D, V_{sub} D D; S, D of second p channel. Second p channel: G, B; D, S of first p channel; S, Y = A_y + B, prime. First n channel: G, B; D, Y = A_y + B prime; S, ground. Second n channel: G, A_y; D, T = A_y + B, prime; S, ground.

Each symbol is built on the standard M O S symbol. Part a: switch model. The symbol has V in at G, V sub D D = 5 volts at D, and a grounded switch at S. In addition, a link to V out connects S and D, with a switch on the D side of V out. part b: logic model. The configuration includes two transistors with the following connections. First transistor: G, Ay complemented; D, V sub D D, S, Y. Second transistor: G, Ay; D, Y; S, ground.

Part a: A loop consists of the following components: X; transistor with N at G and an arrow from ground; Y; a transistor with P complemented at G and an arrow to V sub D D. Part b: A block labeled T G has a connection on each side. Clockwise from the top, the connections are as follows: N, Y, P complemented, X. Part c: The symbols show two switches, using a standard switch symbol. Each symbol has X on the link side of the gap and a triangle on the receiving side of the gap, connected to Y. The first symbol shows a closed switch, with the link touching the top vertex of the triangle, above N = 1 and P = 0. The second symbol shows an open switch, with the link above the top vertex of the triangle, N = 0, and P = 1.

The circuit includes two transmission gates T G 1 and T G 2 positioned one over the other, with a bubble at the top connection of each gate. Clockwise from the top, T G 1 has the following connections: Ay, Y, Ay complemented, B. Clockwise from the top, T G 2 has the following connections: At complemented, Y, Ay, B complemented. The table has columns for the following values from left to right: Ay, B, T G 1, T G 2, Y. The row entries are as follows. Row 1: 0, 0, close, open, 0. Row 2: 0, 1, close, open, 1. Row 3: 1, 0, open, close, 1. Row 4: 1, 1, open, close, 0.

Two levels of transmission gates lead from inputs $S_{\text{sub } 0}$, $S_{\text{sub } 1}$, and $I_{\text{sub } 0}$ to $I_{\text{sub } 3}$, to output Y . Level 1 includes 4 T G units, which receive the following inputs. First T G: $I_{\text{sub } 0}$, $S_{\text{sub } 0} = 0$. Second T G: $I_{\text{sub } 1}$, $S_{\text{sub } 0} = 1$. Third T G: $I_{\text{sub } 2}$, $S_{\text{sub } 0} = 0$. Fourth T G: $I_{\text{sub } 3}$, $S_{\text{sub } 0} = 1$. Level 2 includes two T G units for $S_{\text{sub } 1} = 0$ and $S_{\text{sub } 1} = 1$, respectively. The T G for $S_{\text{sub } 1} = 0$ receives input from the first and second level 1 T G units. The T G for $S_{\text{sub } 1} = 1$ receives input from the third and fourth level 1 T G units. The outputs from the level 2 T G units produce Y .

In the configuration, the first T G receives the following inputs: C, D, and C inverted and then complemented at the terminal. The first T G unit sends output through an inverter to produce Q prime. The second T G receives the following inputs: C complemented at the terminal, the output of the first T G, and C inverted. The second T G produces output Q, and an additional inverter connects A prime to Q.